SN65LVDM31

ACTIVE

Quad LVDM driver

Product details

Function Driver Protocols LVDM, LVDS Number of transmitters 4 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (MBits) 150 Input signal LVCMOS Output signal LVDM Rating Catalog Operating temperature range (°C) -40 to 85
Function Driver Protocols LVDM, LVDS Number of transmitters 4 Number of receivers 0 Supply voltage (V) 3.3 Signaling rate (MBits) 150 Input signal LVCMOS Output signal LVDM Rating Catalog Operating temperature range (°C) -40 to 85
SOIC (D) 16 59.4 mm² 9.9 x 6
  • Designed for Signaling Rates Up to 150 Mbps
  • Low-Voltage Differential Signaling With Typical Output Voltage of 700 mV and a 100- Load
  • Propagation Delay Time of 2.3 ns, Typical
  • Single 3.3-V Supply Operation
  • One Driver's Power Dissipation at 75 MHz, 50 mW, Typical
  • High-Impedance Outputs When Disabled or With VCC < 1.5 V
  • Bus-Pin ESD Protection Exceeds 12 kV
  • Low-Voltage CMOS (LVCMOS) Logic Input Levels Are 5-V Tolerant

The signaling rate is the number of voltage transitions that can be made per second.

  • Designed for Signaling Rates Up to 150 Mbps
  • Low-Voltage Differential Signaling With Typical Output Voltage of 700 mV and a 100- Load
  • Propagation Delay Time of 2.3 ns, Typical
  • Single 3.3-V Supply Operation
  • One Driver's Power Dissipation at 75 MHz, 50 mW, Typical
  • High-Impedance Outputs When Disabled or With VCC < 1.5 V
  • Bus-Pin ESD Protection Exceeds 12 kV
  • Low-Voltage CMOS (LVCMOS) Logic Input Levels Are 5-V Tolerant

The signaling rate is the number of voltage transitions that can be made per second.

The SN65LVDM31 incorporates four differential line drivers that implement the electrical characteristics of low-voltage differential signaling. This product offers a low-power alternative to 5-V PECL drivers with similar signal levels. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 540 mV into a 100- load when enabled by either an active-low or active-high enable input.

The intended application of this device and signaling technique is for both point-to-point and multiplexed baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDM31 is characterized for operation from -40°C to 85°C.

The SN65LVDM31 incorporates four differential line drivers that implement the electrical characteristics of low-voltage differential signaling. This product offers a low-power alternative to 5-V PECL drivers with similar signal levels. Any of the four current-mode drivers will deliver a minimum differential output voltage magnitude of 540 mV into a 100- load when enabled by either an active-low or active-high enable input.

The intended application of this device and signaling technique is for both point-to-point and multiplexed baseband data transmission over controlled impedance media of approximately 100 . The transmission media may be printed-circuit board traces, backplanes, or cables. The ultimate rate and distance of data transfer is dependent upon the attenuation characteristics of the media and the noise coupling to the environment.

The SN65LVDM31 is characterized for operation from -40°C to 85°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 6
Type Title Date
* Data sheet High Speed Differential Line Driver datasheet (Rev. C) 06 Feb 2002
Application note An Introduction to M-LVDS and Clock and Data Distribution Applications (Rev. C) PDF | HTML 22 Jun 2023
Application brief How Far, How Fast Can You Operate MLVDS? 06 Aug 2018
User guide Low Voltage Differential Signaling (LVDS) Evaluation Module (EVM) for Quad Drive (Rev. C) 16 Feb 2010
Application note SPI-Based Data Acquisition/Monitor Using the TLC2551 Serial ADC (Rev. A) 20 Nov 2001
Application note An Overview of LVDS Technology 05 Oct 1998

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

SN65LVDM31 IBIS Model

SLLC092.ZIP (4 KB) - IBIS Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
SOIC (D) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos