Home Power management Gate drivers Low-side drivers

UC1715-SP

ACTIVE

Radiation-hardened QMLV, single-channel input gate driver with complementary 0.5-A/1-A dual-outputs

Product details

Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -55 to 125 Fall time (ns) 25 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Space Driver configuration Aux Output
Number of channels 2 Power switch MOSFET Peak output current (A) 2 Input supply voltage (min) (V) 7 Input supply voltage (max) (V) 20 Features Aux Output, Dead Time Control Operating temperature range (°C) -55 to 125 Fall time (ns) 25 Input threshold TTL Channel input logic Inverting Input negative voltage (V) 0 Rating Space Driver configuration Aux Output
CFP (W) 16 69.319 mm² 10.3 x 6.73
  • Single Input (PWM and TTL Compatible)
  • High Current Power FET Driver,
    1-A Source/2-A Sink
  • Auxiliary Output FET Driver,
    0.5-A Source/1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from
    50 ns to 700 ns
  • Time Delay or True Zero-Voltage Operation
    Independently Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active Low in Sleep Mode
  • Synchronous Rectifier Driver

  • Single Input (PWM and TTL Compatible)
  • High Current Power FET Driver,
    1-A Source/2-A Sink
  • Auxiliary Output FET Driver,
    0.5-A Source/1-A Sink
  • Time Delays Between Power and Auxiliary Outputs
    Independently Programmable from
    50 ns to 700 ns
  • Time Delay or True Zero-Voltage Operation
    Independently Configurable for Each Output
  • Switching Frequency to 1 MHz
  • Typical 50-ns Propagation Delays
  • ENBL Pin Activates 220-µA Sleep Mode
  • Power Output is Active Low in Sleep Mode
  • Synchronous Rectifier Driver

The UC1715 is a high speed driver designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on this driver. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. This device requires a PWM-type input to operate and can be interfaced with commonly available PWM controllers.

The UC1715 is a high speed driver designed to provide drive waveforms for complementary switches. Complementary switch configurations are commonly used in synchronous rectification circuits and active clamp/reset circuits, which can provide zero voltage switching. In order to facilitate the soft switching transitions, independently programmable delays between the two output waveforms are provided on this driver. The delay pins also have true zero voltage sensing capability which allows immediate activation of the corresponding switch when zero voltage is applied. This device requires a PWM-type input to operate and can be interfaced with commonly available PWM controllers.

Download View video with transcript Video

Similar products you might be interested in

open-in-new Compare alternates
Similar functionality to the compared device
NEW TPS7H6003-SP ACTIVE Radiation-hardened, QMLV 200-V half-bridge GaN gate driver Dual low-side implementation for GaN

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 13
Type Title Date
* Data sheet Complementary Switch FET Drivers . datasheet 03 May 2013
* Radiation & reliability report UC1715-SP Radiation Report 25 Feb 2020
* SMD UC1715-SP SMD 5962-00521 08 Jul 2016
More literature TI Engineering Evaluation Units vs. MIL-PRF-38535 QML Class V Processing (Rev. A) 31 Aug 2023
Application note QML flow, its importance, and obtaining lot information (Rev. C) 30 Aug 2023
Application note Heavy Ion Orbital Environment Single-Event Effects Estimations (Rev. A) PDF | HTML 17 Nov 2022
Application note Single-Event Effects Confidence Interval Calculations (Rev. A) PDF | HTML 19 Oct 2022
Selection guide TI Space Products (Rev. I) 03 Mar 2022
Application note DLA Standard Microcircuit Drawings (SMD) and JAN Part Numbers Primer 21 Aug 2020
Application note Hermetic Package Reflow Profiles, Termination Finishes, and Lead Trim and Form PDF | HTML 18 May 2020
Application brief External Gate Resistor Selection Guide (Rev. A) 28 Feb 2020
Application brief Understanding Peak IOH and IOL Currents (Rev. A) 28 Feb 2020
E-book Radiation Handbook for Electronics (Rev. A) 21 May 2019

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Package Pins Download
CFP (W) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos