

# 8-Mbit (1024 K × 8) Static RAM

### Features

- Very high speed: 45 ns □ Wide voltage range: 2.20 V–3.60 V
- Pin compatible with CY62158DV30
- Ultra low standby power
   Typical standby current: 2 μA
   Maximum standby current: 8 μA
- Ultra low active power
   Typical active current: 1.8 mA at f = 1 MHz
- Easy memory expansion with  $\overline{CE}_1$ ,  $CE_2$ , and  $\overline{OE}$  features
- Automatic power down when deselected
- CMOS for optimum speed/power
- Offered in Pb-free 48-ball VFBGA and 44-pin TSOP II packages

### **Functional Description**


The CY62158EV30 is a high performance CMOS static RAM organized as 1024K words by 8 bits. This device features advanced circuit design to provide ultra low active current. This is ideal for providing More Battery Life<sup>TM</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power down feature that significantly reduces power consumption. Placing the device into standby mode reduces power consumption significantly when deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW). The eight input and output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high impedance state when the device is deselected ( $\overline{CE}_1$  HIGH or  $CE_2$  LOW), the outputs are disabled ( $\overline{OE}$  HIGH), or a write operation is in progress ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH and WE LOW).

To write to the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and Write Enable ( $\overline{WE}$ ) input LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins (A<sub>0</sub> through A<sub>19</sub>).

To read from the device, take Chip Enables ( $\overline{CE}_1$  LOW and  $CE_2$  HIGH) and  $\overline{OE}$  LOW while forcing the WE HIGH. Under these conditions, the contents of the memory location specified by the address pins appear on the I/O pins. See Truth Table on page 11 for a complete description of read and write modes.

For a complete list of related documentation, click here.

### Logic Block Diagram



Cypress Semiconductor Corporation Document Number: 38-05578 Rev. \*L 198 Champion Court

San Jose, CA 95134-1709
 408-943-2600
 Revised November 29, 2017



# Contents

Pin Configurations	
Product Portfolio	
Maximum Ratings	
Operating Range	
Electrical Characteristics	
Capacitance	
Thermal Resistance	
AC Test Loads and Waveforms	
Data Retention Characteristics	-
Data Retention Waveform	
Switching Characteristics	
Switching Waveforms	
Truth Table	

Ordering Information	12
Ordering Code Definitions	
Package Diagrams	
Acronyms	
Document Conventions	15
Units of Measure	15
Document History Page	16
Sales, Solutions, and Legal Information	
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	18
Cypress Developer Community	
Technical Support	



### **Pin Configurations**




Figure 2.	44-pin TS	OP II pin	out (Top View) <sup>[1]</sup>
Figure 2.	A4 A3 A2 A1 A0 CNC NC 00 1 VO 1 VO 2 VSS VO 2 VO 2 VO 2 VO 2 VO 2 VO 2 VO 2 VO 2	Norm         Norm           1         44           2         43           3         42           4         41           5         40           6         39           7         38           8         37           9         36           10         35           11         34           12         33           13         32           14         31           15         30           16         29           17         28           18         27           19         26           20         25           21         24	$ \begin{array}{c} \text{Classical (10) View)} \leftarrow 1 \\ \hline A_5 \\ \hline A_6 \\ \hline A_7 \\ \hline OE \\ \hline OE \\ \hline CE_2 \\ \hline A8 \\ \hline NC \\ \hline NC \\ \hline NC \\ \hline I/O_7 \\ \hline I/O_6 \\ \hline V_{SS} \\ \hline V_{CC} \\ \hline I/O_5 \\ \hline I/O_5 \\ \hline I/O_5 \\ \hline I/O_4 \\ \hline NC \\ \hline OS \\ \hline A_1 \\ \hline A_1 \\ \hline A_{13} \\ \hline \end{array} $
		22 23	□ A <sub>14</sub>

# **Product Portfolio**

					Power Dissipation					
Product	V <sub>CC</sub> Range (V)		Speed	Operating I <sub>CC</sub> (mA)				Standby, I <sub>SB2</sub> (μΑ)		
FIGUUCI				(ns)	$f = 1 \text{ MHz} \qquad f = f_{\text{max}}$		Stanuby,	'SB2 (µ~)		
	Min	<b>Typ</b> <sup>[2]</sup>	Max		<b>Typ</b> <sup>[2]</sup>	Max	Typ <sup>[2]</sup>	Max	<b>Typ</b> <sup>[2]</sup>	Мах
CY62158EV30LL	2.2	3.0	3.6	45	1.8	3	18	25	2	8

NC pins are not connected on the die.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.



### **Maximum Ratings**

Exceeding maximum ratings may shorten the useful life of the device. User guidelines are not tested.

Storage Temperature65 °C to +150 °C
Ambient Temperature with Power Applied–55 °C to +125 °C
Supply Voltage to Ground Potential $^{[3,\ 4]}$ –0.3 V to $V_{CC(max)}$ + 0.3 V
DC Voltage Applied to Outputs in High Z State $^{[3,4]}$ 0.3 V to V_{CC(max)} + 0.3 V

DC Input Voltage <sup>[3, 4]</sup> 0.3 V to V <sub>CC(max)</sub> + 0.3 V	
Output Current into Outputs (LOW)	
Static Discharge Voltage (MIL-STD-883, Method 3015)> 2001 V	,
Latch up Current> 200 mA	

### **Operating Range**

Product	Range	Ambient Temperature (T <sub>A</sub> )	<b>V</b> cc <sup>[5]</sup>
CY62158EV30LL	Industrial	–40 °C to +85 °C	2.2 V-3.6 V

# **Electrical Characteristics**

Over the Operating Range

Demonster	Description	Test Os			45 ns		Unit
Parameter	Description	lest Co	nditions	Min	<b>Typ</b> <sup>[6]</sup>	Max	Unit
V <sub>OH</sub>	Output HIGH voltage	I <sub>OH</sub> = -0.1 mA		2.0	-	-	V
		I <sub>OH</sub> = -1.0 mA, V <sub>CC</sub>	; <u>≥</u> 2.70 V	2.4	-	-	V
V <sub>OL</sub>	Output LOW voltage	I <sub>OL</sub> = 0.1 mA		-	-	0.4	V
		I <sub>OL</sub> = 2.1 mA, V <sub>CC</sub> ≥	<u>&gt;</u> 2.70 V	-	-	0.4	V
V <sub>IH</sub>	Input HIGH voltage	$V_{\rm CC}$ = 2.2 V to 2.7 V	V	1.8	_	V <sub>CC</sub> + 0.3 V	V
		$V_{\rm CC}$ = 2.7 V to 3.6 V	V <sub>CC</sub> = 2.7 V to 3.6 V		_	V <sub>CC</sub> + 0.3 V	V
V <sub>IIL</sub>	Input LOW voltage	V <sub>CC</sub> = 2.2 V to 2.7 V		-0.3	_	0.6	V
		V <sub>CC</sub> = 2.7 V to 3.6 V		-0.3	_	0.8	V
I <sub>IX</sub>	Input leakage current	$GND \le V_I \le V_{CC}$		-1	_	+1	μA
I <sub>OZ</sub>	Output leakage current	$GND \leq V_O \leq V_{CC}, C$	GND $\leq$ V <sub>O</sub> $\leq$ V <sub>CC</sub> , Output Disabled		_	+1	μA
I <sub>CC</sub>	V <sub>CC</sub> operating supply current	$f = f_{max} = 1/t_{RC}$	$V_{CC} = V_{CCmax}$	-	18	25	mA
		f = 1 MHz	I <sub>OUT</sub> = 0 mA CMOS levels	-	1.8	3	mA
I <sub>SB1</sub>	Automatic CE power down current — CMOS Inputs	$\label{eq:cell} \begin{array}{l} \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V}, \\ V_{IN} \geq V_{CC} - 0.2 \text{ V}, \\ f = f_{max} (\text{Address ar} \\ f = 0 (\text{OE and WE}), \end{array}$	V <sub>IN</sub>	-	2	8	μA
I <sub>SB2</sub> <sup>[7]</sup>	Automatic CE Power down Current — CMOS inputs	$\frac{\overline{CE}_{1} \ge V_{CC} - 0.2 \text{ V}}{V_{IN} \ge V_{CC} - 0.2 \text{ V}}$ f = 0, V <sub>CC</sub> = 3.60 V		-	2	8	μA

#### Notes

- Notes
  V<sub>IL(min)</sub> = -2.0 V for pulse durations less than 20 ns.
  V<sub>IL(max)</sub>= V<sub>CC</sub> + 0.75 V for pulse duration less than 20 ns.
  Full device AC operation assumes a 100 μs ramp time from 0 to V<sub>CC</sub>(min) and 200 μs wait time after V<sub>CC</sub> stabilization.
  Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25 °C.
  Chip enables (CE<sub>1</sub> and CE<sub>2</sub>) must be at CMOS level to meet the I<sub>SB2</sub> / I<sub>CCDR</sub> spec. Other inputs can be left floating.



# Capacitance

Parameter <sup>[8]</sup>	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input capacitance	$T_A = 25 \text{ °C}, f = 1 \text{ MHz}, V_{CC} = V_{CC(typ)}$	10	pF
C <sub>OUT</sub>	Output capacitance		10	pF

### **Thermal Resistance**

Parameter [8]	Description	Test Conditions	48-ball BGA	44-pin TSOP II	Unit
$\Theta_{JA}$		Still Air, soldered on a 3 × 4.5 inch, two-layer printed circuit board	72	76.88	°C/W
Θ <sub>JC</sub>	Thermal resistance (junction to case)		8.86	13.52	°C/W

# AC Test Loads and Waveforms





Figure 3. AC Test Loads and Waveforms



Parameters	2.5 V	3.0 V	Unit
R1	16667	1103	Ω
R2	15385	1554	Ω
R <sub>TH</sub>	8000	645	Ω
V <sub>TH</sub>	1.20	1.75	V




### **Data Retention Characteristics**

### Over the Operating Range

Parameter	Description	Conditions	Min	<b>Typ</b> <sup>[9]</sup>	Max	Unit
V <sub>DR</sub>	$V_{CC}$ for data retention		1.5	-	-	V
I <sub>CCDR</sub> <sup>[10]</sup>	Data retention current	$\begin{array}{l} V_{CC} = 1.5 \text{ V}, \ \overline{CE}_1 \geq V_{CC} - 0.2 \text{ V} \\ \text{or } CE_2 \leq 0.2 \text{ V}, \ V_{IN} \geq V_{CC} - 0.2 \text{ V} \\ \text{or } V_{IN} \leq 0.2 \text{ V} \end{array}$	-	2	5	μA
t <sub>CDR</sub> <sup>[11]</sup>	Chip deselect to data retention time		0	-	-	ns
t <sub>R</sub> <sup>[12]</sup>	Operation recovery time		45	_	Ι	ns

### **Data Retention Waveform**



#### Notes

<sup>9.</sup> Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at  $V_{CC} = V_{CC(typ)}$ ,  $T_A = 25$  °C. 10. Chip enables ( $\overline{CE}_1$  and  $CE_2$ ) must be at CMOS level to meet the  $I_{SB2} / I_{CCDR}$  spec. Other inputs can be left floating. 11. Tested initially and after any design or process changes that may affect these parameters. 12. Full Device AC operation requires linear  $V_{CC}$  ramp from  $V_{DR}$  to  $V_{CC(min)} \ge 100 \,\mu$ s or stable at  $V_{CC(min)} \ge 100 \,\mu$ s.



# **Switching Characteristics**

Over the Operating Range

Parameter [13, 14]	Description	45	45 ns		
Parameter	Description	Min	Max	Unit	
Read Cycle		· ·			
t <sub>RC</sub>	Read cycle time	45	-	ns	
t <sub>AA</sub>	Address to data valid	-	45	ns	
t <sub>OHA</sub>	Data Hold from address change	10	-	ns	
t <sub>ACE</sub>	$\overline{\text{CE}}_1$ LOW and $\text{CE}_2$ HIGH to data valid	_	45	ns	
t <sub>DOE</sub>	OE LOW to data valid	_	22	ns	
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[15]</sup>	5	-	ns	
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[15, 16]</sup>	-	18	ns	
t <sub>LZCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Low Z <sup>[15]</sup>	10	-	ns	
t <sub>HZCE</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to High Z <sup>[15, 16]</sup>	-	18	ns	
t <sub>PU</sub>	$\overline{CE}_1$ LOW and $CE_2$ HIGH to Power Up	0	-	ns	
t <sub>PD</sub>	$\overline{CE}_1$ HIGH or $CE_2$ LOW to Power Down	-	45	ns	
Write Cycle [17, 18	3]				
t <sub>WC</sub>	Write cycle time	45	-	ns	
t <sub>SCE</sub>	CE <sub>1</sub> LOW and CE <sub>2</sub> HIGH to Write End	35	-	ns	
t <sub>AW</sub>	Address setup to Write End	35	-	ns	
t <sub>HA</sub>	Address Hold from Write End	0	-	ns	
t <sub>SA</sub>	Address setup to Write Start	0	-	ns	
t <sub>PWE</sub>	WE pulse width	35	_	ns	
t <sub>SD</sub>	Data setup to Write End	25	_	ns	
t <sub>HD</sub>	Data Hold from Write End	0	-	ns	
t <sub>HZWE</sub>	WE LOW to High Z <sup>[15, 16]</sup>	_	18	ns	
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[15]</sup>	10	-	ns	

Notes

Notes
13. In an earlier revision of this device, under a specific application condition, READ and WRITE operations were limited to switching of the chip enable signal as described in the Application Note AN66311. However, the issue has been fixed and in production now, and hence, this Application Note is no longer applicable. It is available for download on our website as it contains information on the date code of the parts, beyond which the fix has been in production.
14. Test conditions for all parameters other than tri-state parameters assume signal transition time of 3 ns or less (1V/ns), timing reference levels of V<sub>CC(typ)</sub>/2, input pulse levels of 0 to V<sub>CC(typ)</sub>, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> as shown in Figure 3 on page 5.
15. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> for any given device.
16. t<sub>HZOE</sub>, t<sub>HZCE</sub>, and t<sub>HZWE</sub> transitions are measured when the outputs <u>enter</u> a high impedance state.
17. The internal write time of the memory is defined by the overlap of WE, CE<sub>1</sub> = V<sub>IL</sub>, and CE<sub>2</sub> = V<sub>IH</sub>. All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data <u>input</u> setup and <u>hold</u> timing should be referenced to the edge of the signal that terminates the write.
18. The minimum write cycle pulse width for Write Cycle No. 3 (WE Controlled, OE LOW) should be equal to the sum of tsp and tHzwE.

Document Number: 38-05578 Rev. \*L



### **Switching Waveforms**

Figure 5. Read Cycle No. 1 (Address Transition Controlled) <sup>[19, 20]</sup>





Figure 6. Read Cycle No. 2 (OE Controlled) <sup>[20, 21]</sup>



Notes

19. Device is continuously selected.  $\overline{OE}$ ,  $\overline{CE}_1 = V_{IL}$ ,  $CE_2 = V_{IH}$ .

20. WE is HIGH for read cycle.

21. Address valid before or similar to  $\overline{CE}_1$  transition LOW and  $CE_2$  transition HIGH.





### Switching Waveforms (continued)





Figure 7. Write Cycle No. 1 (WE Controlled) <sup>[22, 23, 24]</sup>



#### Notes

- **Notes** 22. The internal write time of the memory is defined by the overlap of  $\overline{WE}$ ,  $\overline{CE}_1 = V_{|L}$ , and  $CE_2 = V_{|H}$ . All signals must be ACTIVE to initiate a write and any of these signals can terminate a write by going INACTIVE. The data input setup and hold timing should be referenced to the edge of the signal that terminates the write. 23. Data I/O is high impedance if  $\overline{OE} = V_{|H}$ . 24. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state. 25. During this period, the I/Os are in output state. Do not apply input signals.



### Switching Waveforms (continued)




Figure 9. Write Cycle No. 3 (WE Controlled,  $\overline{\text{OE}}$  LOW) [26, 28]

Notes\_\_\_\_\_\_26. If  $\overline{CE}_1$  goes HIGH or  $CE_2$  goes LOW simultaneously with  $\overline{WE}$  HIGH, the output remains in high impedance state. 27. During this period, the I/Os are in output state. Do not apply input signals.

28. The minimum write cycle pulse width should be equal to the sum of tSD and tHZWE.



### **Truth Table**

CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	Inputs/Outputs	Mode	Power
Н	X <sup>[29]</sup>	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
X <sup>[29]</sup>	L	Х	Х	High Z	Deselect/Power down	Standby (I <sub>SB</sub> )
L	Н	Н	L	Data Out	Read	Active (I <sub>CC</sub> )
L	Н	L	Х	Data In	Write	Active (I <sub>CC</sub> )
L	Н	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

Note 29. The 'X' (Don't care) state for the Chip enables in the truth table refer to the logic state (either HIGH or LOW). Intermediate voltage levels on these pins is not permitted.




# **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
45	CY62158EV30LL-45BVXI	51-85150	48-ball VFBGA (Pb-free)	Industrial
	CY62158EV30LL-45ZSXI	51-85087	44-pin TSOP Type II (Pb-free)	

Contact your local Cypress sales representative for availability of these parts.

### **Ordering Code Definitions**







### **Package Diagrams**

Figure 10. 48-ball VFBGA (6 × 8 × 1 mm) BV48/BZ48 Package Outline, 51-85150

J





NOTE:

PACKAGE WEIGHT: See Cypress Package Material Declaration Datasheet (PMDD) posted on the Cypress web.

51-85150 \*H





### Package Diagrams (continued)




Figure 11. 44-pin TSOP Z44-II Package Outline, 51-85087



### Acronyms

Acronym	Description			
CE	Chip Enable			
CMOS	Complementary Metal Oxide Semiconductor			
I/O	Input/Output			
OE	Output Enable			
RAM	Random Access Memory			
SRAM	Static Random Access Memory			
TTL	Transistor-Transistor Logic			
TSOP	Thin Small Outline Package			
VFBGA	Very Fine-Pitch Ball Grid Array			
WE	Write Enable			

# **Document Conventions**

### **Units of Measure**

Symbol	Unit of Measure			
°C	degree Celsius			
MHz	megahertz			
μA	microampere			
μs	microsecond			
mA	milliampere			
mm	millimeter			
ns	nanosecond			
Ω	ohm			
%	percent			
pF	picofarad			
V	volt			
W	watt			



# **Document History Page**

Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change
**	270329	See ECN	PCI	New data sheet.
*A	291271	See ECN	SYT	Converted from Advance Information to Preliminary Changed $I_{CCDR}$ from 4 to 4.5 $\mu A$
*В	444306	See ECN	NXR	Converted from Preliminary to Final. Removed 35 ns speed bin Removed "L" bin. Removed 44 pin TSOP II package Included 48 pin TSOP I package Changed the I <sub>CC</sub> Typ value from 16 mA to 18 mA and I <sub>CC</sub> max value from 28 mA to 25 mA for test condition f = fax = $1/t_{RC}$ . Changed the I <sub>CC</sub> max value from 2.3 mA to 3 mA for test condition f = 1MHz. Changed the I <sub>SB1</sub> and I <sub>SB2</sub> max value from 4.5 µA to 8 µA and Typ value from 0.9 µA to 2 µA respectively. Updated Thermal Resistance table Changed Test Load Capacitance from 50 pF to 30 pF. Added Typ value for I <sub>CCDR</sub> . Changed the I <sub>CCDR</sub> max value from 4.5 µA to 5 µA Corrected t <sub>R</sub> in Data Retention Characteristics from 100 µs to t <sub>RC</sub> ns Changed t <sub>LZCE</sub> from 3 to 5 Changed t <sub>LZCE</sub> from 6 to 10 Changed t <sub>LZCE</sub> from 30 to 35 Changed t <sub>LZWE</sub> from 30 to 35 Changed t <sub>LZWE</sub> from 6 to 10 Updated the ordering Information and replaced the Package Name column with Package Diagram.
*C	467052	See ECN	NXR	Included 44 pin TSOP II package in Product Offering. Removed TSOP I package; Added reference to CY62157EV30 TSOP I Updated the ordering Information table
*D	1015643	See ECN	VKN	Added footnote #8 related to I <sub>SB2</sub> and I <sub>CCDR</sub>
*E	2934396	06/03/10	VKN	Added footnote #21 related to chip enable Updated package diagrams Updated to new template.
*F	3110202	12/14/2010	PRAS	Updated Logic Block Diagram and Package Diagram. Added Ordering Code Definitions.
*G	3269641	05/30/2011	RAME	Updated Features. Removed the note "For best practice recommendations, refer to the Cypress application note "System Design Guidelines" at http://www.cypress.com." and its reference in Functional Description. Updated Data Retention Characteristics. Added Acronyms and Units of Measure. Updated to new template.
*H	3598409	04/24/2012	TAVA	Updated Package Diagrams: spec 51-85150 – Changed revision from *F to *G. spec 51-85087 – Changed revision from *C to *D.
*	4100078	08/20/2013	VINI	Updated Switching Characteristics: Added Note 13 and referred the same note in "Parameter" column. Updated Package Diagrams: spec 51-85150 – Changed revision from *G to *H. spec 51-85087 – Changed revision from *D to *E. Updated to new template.



# Document History Page (continued)

	Document Title: CY62158EV30 MoBL <sup>®</sup> , 8-Mbit (1024 K × 8) Static RAM Document Number: 38-05578				
Rev.	ECN No.	Issue Date	Orig. of Change	Description of Change	
*J	4576526	11/21/2014	VINI	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Switching Characteristics: Added Note 18 and referred the same note in "Write Cycle". Updated Switching Waveforms: Added Note 28 and referred the same note in Figure 9.	
*К	4790694	06/08/2015	VINI	Updated Maximum Ratings: Referred Notes 3, 4 in "Supply Voltage to Ground Potential". Updated to new template. Completing Sunset Review.	
*L	5979591	11/29/2017	AESATMP8	Updated logo and Copyright.	



### Sales, Solutions, and Legal Information

### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

### Products

ARM <sup>®</sup> Cortex <sup>®</sup> Microcontrollers	cypress.com/arm
Automotive	cypress.com/automotive
Clocks & Buffers	cypress.com/clocks
Interface	cypress.com/interface
Internet of Things	cypress.com/iot
Memory	cypress.com/memory
Microcontrollers	cypress.com/mcu
PSoC	cypress.com/psoc
Power Management ICs	cypress.com/pmic
Touch Sensing	cypress.com/touch
USB Controllers	cypress.com/usb
Wireless Connectivity	cypress.com/wireless

### **PSoC<sup>®</sup> Solutions**

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2004-2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.