# MRF157

Linear RF Power MOSFET
600W, to 80MHz

M/A-COM Products
Released - Rev. 07.07

Designed primarily for linear large signal output stages to 80 MHz.

- Specified 50 volts, 30 MHz characteristics
  Output power = 600 watts
  Power gain = 21 dB (typ.)
  Efficiency = 45% (typ.)

Product Image

CASE 368–03, STYLE 2

MAXIMUM RATINGS

Rating	Symbol	Value	Unit
Drain–Source Voltage	V_{DSS}	125	Vdc
Drain–Gate Voltage	V_{DGO}	125	Vdc
Gate–Source Voltage	V_{GS}	±40	Vdc
Drain Current — Continuous	I_D	60	Adc
Total Device Dissipation @ T_C = 25°C Derate above 25°C	P_D	1350 7.7	Watts W/°C
Storage Temperature Range	T_{stg}	−65 to +150	°C
Operating Junction Temperature	T_J	200	°C

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	0.13	°C/W

NOTE — **CAUTION** — MOS devices are susceptible to damage from electrostatic charge. Reasonable precautions in handling and packaging MOS devices should be observed.

ELECTRICAL CHARACTERISTICS (T_C = 25°C unless otherwise noted)

| Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS					
Drain–Source Breakdown Voltage (V_{GS} = 0, I_D = 100 mA)	$V_{(BR)DSS}$	125	—	—	Vdc
Zero Gate Voltage Drain Current (V_{DS} = 50 V, V_{GS} = 0)	I_{DSS}	—	—	20	mAdc
Gate–Body Leakage Current (V_{GS} = 20 V, V_{DS} = 0)	I_{GSS}	—	—	5.0	µAdc
ON CHARACTERISTICS					
Gate Threshold Voltage (V_{DS} = 10 V, I_D = 100 mA)	$V_{GS(th)}$	1.0	3.0	5.0	Vdc
Drain–Source On–Voltage (V_{GS} = 10 V, I_D = 40 A)	$V_{DS(on)}$	1.0	3.0	5.0	Vdc
Forward Transconductance (V_{DS} = 10 V, I_D = 20 A)	g_{fs}	16	24	—	mhos
DYNAMIC CHARACTERISTICS					
Input Capacitance (V_{DS} = 50 V, V_{GS} = 0 V, f = 1.0 MHz)	C_{iss}	—	1800	—	pF
Output Capacitance (V_{DS} = 50 V, V_{GS} = 0, f = 1.0 MHz)	C_{oss}	—	750	—	pF
Reverse Transfer Capacitance (V_{DS} = 50 V, V_{GS} = 0, f = 1.0 MHz)	C_{rss}	—	75	—	pF
FUNCTIONAL TESTS					
Common Source Amplifier Power Gain (V_{DD} = 50 V, P_{out} = 600 W, I_{DQ} = 800 mA, f = 30 MHz)	G_{ps}	15	21	—	dB
Drain Efficiency (V_{DD} = 50 V, P_{out} = 600 W, f = 30 MHz, I_{DQ} = 800 mA)	h	40	45	—	%
Intermodulation Distortion (V_{DD} = 50 V, P_{out} = 600 W(PEP), f1 = 30 MHz, f2 = 30.001 MHz, I_{DQ} = 800 mA)	$IMD_{(d3)}$	—	–25	—	dB

Linear RF Power MOSFET	M/A-COM Products
600W, to 80MHz	Released - Rev. 07.07

C1, C3, C8 — Arco 469
C2 — 330 pF
C4 — 680 pF
C5, C19, C20 — 0.47 µF, RMC Type 2225C
C6, C7, C14, C15, C16 — 0.1 µF
C9, C10, C11 — 470 pF
C12 — 1000 pF
C13 — Two Unencapsulated 1000 pF Mica, in Series
C17, C18 — 0.039 µF
C21 — 10 µF/100 V Electrolytic
L1 — 2 Turns #16 AWG, 1/2″ ID, 3/8″ Long
L2, L3 — Ferrite Beads, Fair–Rite Products Corp. #2673000801

R1, R2 — 10 Ohms/2W Carbon
T1 — RF Transformer, 1:25 Impedance Ratio. See M/A-COM
     Application Note AN749, Figure 4 for details.
     Ferrite Material: 2 Each, Fair–Rite Products
     Corp. #2667540001

All capacitors ATC type 100/200 chips or equivalent unless otherwise noted.

Figure 1. 30 MHz Test Circuit

Figure 2. Power Gain versus Frequency

Figure 3. Output Power versus Input Power

Linear RF Power MOSFET
## 600W, to 80MHz

Figure 4. DC Safe Operating Area

Figure 5. Capacitance versus Drain Voltage

Figure 6. Gate Voltage versus Drain Current

Figure 7. Gate–Source Voltage versus Case Temperature

- **North America** Tel: 800.366.2266 / Fax: 978.366.2266
- **Europe** Tel: 44.1908.574.200 / Fax: 44.1908.574.300
- **Asia/Pacific** Tel: 81.44.844.8296 / Fax: 81.44.844.8298
   Visit www.macomtech.com for additional data sheets and product information.

Figure 8. Output Power versus Input Power
Under Pulse Conditions (2 x MRF157)

Figure 9. Thermal Response versus
Pulse Width

Note: Pulse data for this graph was taken in a push–pull circuit similar
to the one shown. However, the output matching network was
modified for the higher level of peak power.

Note: To determine $Z_{OL}{}^*$, use formula $\dfrac{(V_{CC} - V_{sat})^2}{2\,P_o} = Z_{OL}{}^*$

Figure 10. Series Equivalent Impedance

- **North America** Tel: 800.366.2266 / Fax: 978.366.2266
- **Europe** Tel: 44.1908.574.200 / Fax: 44.1908.574.300
- **Asia/Pacific** Tel: 81.44.844.8296 / Fax: 81.44.844.8298
  Visit www.macomtech.com for additional data sheets and product information.

C1 — 1000 pF Ceramic Disc Capacitor
C2, C3, C4 — 0.1 µF Ceramic Disc Capacitor
C5 — 0.01 µF Ceramic Chip Capacitor
C6, C12 — 0.1 µF Ceramic Chip Capacitor
C7, C8 — Two 2200 pF Ceramic Chip Capacitors in Parallel
    Each
C9 — 820 pF Ceramic Chip Capacitor
C10, C11 — 1000 pF Ceramic Chip Capacitor
C13 — 0.47 µF Ceramic Chip Capacitor or Two Smaller
    Values in Parallel
C14 — Unencapsulated Mica, 500 V. Two 1000 pF Units
    in Series, Mounted Under T2
D1 — 1N5357A or Equivalent
D2, D3 — 1N4148 or Equivalent.
IC1 — MC1723 (723) Voltage Regulator
L1, L2 — 15 ηH, Connecting Wires to R14 and R15,
    2.5 cm Each #20 AWG

L3 — 10 µH, 10 Turns #12 AWG Enameled Wire on
    Fair–Rite Products Corp. Ferrite Toroid #5961000401 or Equivalent
R1, R2 — 1.0K Single Turn Trimpots
R3 — 10K Single Turn Trimpot
R4 — 470 Ohms, 2.0 Watts
R5 — 10 Ohms
R6, R12, R13 — 2.0K Ohms
R7 — 10K Ohms
R8 — Exact Value Depends on Thermistor R9 used
    (Typically 5.0–10K)
R9 — Thermistor, Keystone RL1009–5820–97–D1 or
    Equivalent
R10, R11 — 100 Ohms, 1.0W Carbon
R14, R15 — EMC Technology Model 5308 or KDI
    Pyrofilm PPR 870–150–3 Power Resistors,
    25 Ohms
T1, T2 — 9:1 and 1:9 Impedance Ratio RF Transformers

Unless otherwise noted, all resistors are 1/2 watt metal film type. All chip capacitors except C13 are ATC type 100/200B or Dielectric Laboratories type C17.

Figure 11. 2.0 to 50 MHz, 1.0 kW Wideband Amplifier

RF POWER MOSFET CONSIDERATIONS

MOSFET CAPACITANCES

The physical structure of a MOSFET results in capacitors between the terminals. The metal oxide gate structure determines the capacitors from gate–to–drain (Cgd), and gate–to–source (Cgs). The PN junction formed during the fabrication of the RF MOSFET results in a junction capacitance from drain–to–source (Cds).

These capacitances are characterized as input (Ciss), output (Coss) and reverse transfer (Crss) capacitances on data sheets. The relationships between the inter–terminal capacitances and those given on data sheets are shown below. The

Ciss can be specified in two ways:
1. Drain shorted to source and positive voltage at the gate.
2. Positive voltage of the drain in respect to source and zero volts at the gate. In the latter case the numbers are lower. However, neither method represents the actual operating conditions in RF applications.

LINEARITY AND GAIN CHARACTERISTICS

In addition to the typical IMD and power gain data presented, Figure 5 may give the designer additional information on the capabilities of this device. The graph represents the small signal unity current gain frequency at a given drain current level. This is equivalent to fT for bipolar transistors. Since this test is performed at a fast sweep speed, heating of the device does not occur. Thus, in normal use, the higher temperatures may degrade these characteristics to some extent.

DRAIN CHARACTERISTICS

One figure of merit for a FET is its static resistance in the full–on condition. This on–resistance, VDS(on), occurs in the linear region of the output characteristic and is specified under specific test conditions for gate–source voltage and drain current. For MOSFETs, VDS(on) has a positive temperature coefficient and constitutes an important design consideration at high temperatures, because it contributes to the power dissipation within the device.

GATE CHARACTERISTICS

The gate of the RF MOSFET is a polysilicon material, and is electrically isolated from the source by a layer of oxide. The input resistance is very high — on the order of 109 ohms
— resulting in a leakage current of a few nanoamperes. Gate control is achieved by applying a positive voltage slightly in excess of the gate–to–source threshold voltage, VGS(th).

Gate Voltage Rating — Never exceed the gate voltage rating. Exceeding the rated VGS can result in permanent damage to the oxide layer in the gate region.

Gate Termination — The gates of these devices are essentially capacitors. Circuits that leave the gate open–circuited or floating should be avoided. These conditions can result in turn–on of the devices due to voltage build–up on the input capacitor due to leakage currents or pickup.

Gate Protection — These devices do not have an internal monolithic zener diode from gate–to–source. If gate protection is required, an external zener diode is recommended.

IMPEDANCE CHARACTERISTICS

Device input and output impedances are normally obtained by measuring their conjugates in an optimized narrow band test circuit. These test circuits are designed and constructed for a number of frequency points depending on the frequency coverage of characterization. For low frequencies the circuits consist of standard LC matching networks including variable capacitors for peak tuning. At increasing power levels the output impedance decreases, resulting in higher RF currents in the matching network. This makes the practicality of output impedance measurements in the manner described questionable at power levels higher than 200–300 W for devices operated at 50 V and 150–200 W for devices operated at 28 V. The physical sizes and values required for the components to withstand the RF currents increase to a point where physical construction of the output matching network gets difficult if not impossible. For this reason the output impedances are not given for high power devices such as the MRF154 and MRF157.

However, formulas like $\frac{(V_{DS} - V_{sat})^2}{2P_{out}}$ for a single ended

design $\frac{2((V_{DS} - V_{sat})^2)}{P_{out}}$ or for a push–pull design can be

used to obtain reasonably close approximations to actual values.

MOUNTING OF HIGH POWER RF POWER TRANSISTORS

The package of this device is designed for conduction cooling. It is extremely important to minimize the thermal resistance between the device flange and the heat dissipator.

Since the device mounting flange is made of soft copper, itmay be deformed during various stages of handling or during transportation. It is recommended that the user makes a final inspection on this before the device installation. ±0.0005, is considered sufficient for the flange bottom.

The same applies to the heat dissipator in the device mounting area. If copper heat sink is not used, a copper head spreader is strongly recommended between the device mounting surfaces and the main heat sink. It should be at least 1/4, thick and extend at least one inch from the flange edges. A thin layer of thermal compound in all interfaces is, of course, essential. The recommended torque on the 4–40 mounting screws should be in the area of 4–5 lbs.–inch, and spring type lock washers along with flat washers are recommended.

For die temperature calculations, the Δ temperature from a corner mounting screw area to the bottom center of the flange is approximately 5°C and 10°C under normal operating conditions (dissipation 150 W and 300 W respectively).

The main heat dissipater must be sufficiently large and have low $R\theta$ for moderate air velocity, unless liquid cooling is employed.

CIRCUIT CONSIDERATIONS

At high power levels (500 W and up), the circuit layout becomes critical due to the low impedance levels and high RF currents associated with the output matching. Some of the components, such as capacitors and inductors must also withstand these currents. The component losses are directly proportional to the operating frequency. The manufacturers

specifications on capacitor ratings should be consulted on these aspects prior to design.

Push–pull circuits are less critical in general, since the ground referenced RF loops are practically eliminated, and the impedance levels are higher for a given power output. High power broadband transformers are also easier to design than comparable LC matching networks.

EQUIVALENT TRANSISTOR PARAMETER TERMINOLOGY

Collector	Drain
Emitter	Source
Base	Gate
$V_{(BR)CES}$	$V_{(BR)DSS}$
V_{CBO}	V_{DGO}
I_C	I_D
I_{CES}	I_{DSS}
I_{EBO}	I_{GSS}
$V_{BE(on)}$	$V_{GS(th)}$
$V_{CE(sat)}$	$V_{DS(on)}$
C_{ib}	C_{iss}
C_{ob}	C_{oss}
h_{fe}	g_{fs}

$$R_{CE(sat)} = \frac{V_{CE(sat)}}{I_C} \quad \cdots \quad r_{DS(on)} = \frac{V_{DS(on)}}{I_D}$$

PACKAGE DIMENSIONS

NOTES:
1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: INCH.

DIM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	1.490	1.510	37.85	38.35
B	0.990	1.010	25.15	25.65
C	0.330	0.365	8.38	9.27
D	0.490	0.510	12.45	12.95
E	0.195	0.205	4.95	5.21
H	0.045	0.055	1.14	1.39
J	0.004	0.006	0.10	0.15
K	0.425	0.500	10.80	12.70
N	0.890	0.910	22.87	23.11
Q	0.120	0.130	3.05	3.30
U	1.250 BSC		31.75 BSC	
V	0.750 BSC		19.05 BSC	

STYLE 2:
PIN 1. DRAIN
    2. GATE
    3. SOURCE

CASE 368–03
ISSUE C

- **North America** Tel: 800.366.2266 / Fax: 978.366.2266
- **Europe** Tel: 44.1908.574.200 / Fax: 44.1908.574.300
- **Asia/Pacific** Tel: 81.44.844.8296 / Fax: 81.44.844.8298
  Visit www.macomtech.com for additional data sheets and product information.