

## **Rochester Electronics Manufactured Components**

Rochester branded components are manufactured using either die/wafers purchased from the original suppliers or Rochester wafers recreated from the original IP. All recreations are done with the approval of the OCM.

Parts are tested using original factory test programs or Rochester developed test solutions to guarantee product meets or exceed the OCM data sheet.

## **Quality Overview**

- ISO-9001
- AS9120 certification
- Qualified Manufacturers List (QML) MIL-PRF-35835
  - Class Q Military
  - Class V Space Level
- Qualified Suppliers List of Distributors (QSLD)

• Rochester is a critical supplier to DLA and meets all industry and DLA standards.

Rochester Electronics, LLC is committed to supplying products that satisfy customer expectations for quality and are equal to those originally supplied by industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OEM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

# **Quad 2-Input NAND Gate** with Schmitt-Trigger Inputs

# High-Performance Silicon-Gate CMOS

The 74HC132 is identical in pinout to the LS132. The device inputs are compatible with standard CMOS outputs; with pull-up resistors, they are compatible with LSTTL outputs.

The HC132 can be used to enhance noise immunity or to square up slowly changing waveforms.

### Features

- Output Drive Capability: 10 LSTTL Loads
- Outputs Directly Interface to CMOS, NMOS, and TTL
- Operating Voltage Range: 2.0 to 6.0 V
- Low Input Current: 1.0 µA
- High Noise Immunity Characteristic of CMOS Devices
- In Compliance with the Requirements as Defined by JEDEC Standard No. 7A
- ESD Performance: HBM > 2000 V; Machine Model > 200 V
- Chip Complexity: 72 FETs or 18 Equivalent Gates
- These are Pb-Free Devices

			-
A1 [	1•	14	l v <sub>cc</sub>
B1 [	2	13	] B4
Y1 [	3	12	] A4
A2 [	4	11	] Y4
B2 [	5	10	] вз
Y2 [	6	9	] АЗ
GND [	7	8	] Y3


Figure 1. Pin Assignment




### **ON Semiconductor®**

http://onsemi.com

MARKING DIAGRAMS







### FUNCTION TABLE

Inp	Output	
Α	В	Y
L	L	Н
L	н	н
Н	L	н
Н	Н	L

### **ORDERING INFORMATION**

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 2. Logic Diagram

### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
74HC132DR2G	SOIC-14 (Pb-Free)	2500 / Tape & Reel
74HC132DTR2G	TSSOP-14*	2500 / Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. \*This package is inherently Pb-Free.

### MAXIMUM RATINGS

Symbol	F	Value	Unit	
V <sub>CC</sub>	Positive DC Supply Voltage	Positive DC Supply Voltage		
V <sub>IN</sub>	Digital Input Voltage		-0.5 to +7.0	V
V <sub>OUT</sub>	DC Output Voltage	Output in 3–State High or Low State	−0.5 to +7.0 −0.5 to V <sub>CC</sub> +0.5	V
I <sub>IK</sub>	Input Diode Current		-20	mA
I <sub>OK</sub>	Output Diode Current		±20	mA
I <sub>OUT</sub>	DC Output Current, per Pin		±25	mA
I <sub>CC</sub>	DC Supply Current, V <sub>CC</sub> and GND F	Pins	±75	mA
I <sub>GND</sub>	DC Ground Current per Ground Pin	±75	mA	
T <sub>STG</sub>	Storage Temperature Range	-65 to +150	°C	
ΤL	Lead Temperature, 1 mm from Case	e for 10 Seconds	260	°C
TJ	Junction Temperature Under Bias		+ 150	°C
$\theta_{JA}$	Thermal Resistance	14–SOIC 14–TSSOP	125 170	°C/W
PD	Power Dissipation in Still Air at 85°C	C SOIC TSSOP	500 450	mW
MSL	Moisture Sensitivity		Level 1	
F <sub>R</sub>	Flammability Rating	Oxygen Index: 30% – 35%	UL 94 V-0 @ 0.125 in	
$V_{ESD}$	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2)	>2000 >200	V
I <sub>Latchup</sub>	Latchup Performance	Above V <sub>CC</sub> and Below GND at 85 $^{\circ}$ C (Note 3)	±300	mA

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability. 1. Tested to EIA/JESD22-A114-A.

2. Tested to EIA/JESD22-A115-A.

3. Tested to EIA/JESD78.

4. For high frequency or heavy load considerations, see Chapter 2the ON Semiconductor High-Speed CMOS Data Book (DL129/D).

### **RECOMMENDED OPERATING CONDITIONS**

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub>	DC Supply Voltage (Referenced to GND)	2.0	6.0	V
V <sub>IN</sub> , V <sub>OUT</sub>	DC Input Voltage, Output Voltage (Referenced to GND)	0	V <sub>CC</sub>	V
T <sub>A</sub>	Operating Temperature, All Package Types	- 55	+ 125	°C
t <sub>r</sub> , t <sub>f</sub>	Input Rise and Fall Time (Figure 3)	-	No Limit (Note 5)	ns

5. When  $V_{IN} \sim$  0.5  $V_{CC},$   $I_{CC}$  >> quiescent current.

6. Unused inputs may not be left open. All inputs must be tied to a high-logic voltage level or a low-logic input voltage level.

		V <sub>CC</sub> Gu		Guarar	Guaranteed Limit		
Symbol	Parameter	Test Conditions	(V)	−55°C to 25°C	≤ <b>85°C</b>	≤125°C	Unit
V <sub>T+</sub> max	Maximum Positive-Going Input Threshold Voltage (Figure 5)	$V_{OUT} = 0.1 V$ $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	1.5 3.15 4.2	1.5 3.15 4.2	1.5 3.15 4.2	V
V <sub>T+</sub> min	Minimum Positive-Going Input Threshold Voltage (Figure 5)	$V_{OUT} = 0.1 V$ $ I_{OUT}  \le 20 \mu A$	2.0 4.5 6.0	1.0 2.3 3.0	0.95 2.25 2.95	0.95 2.25 2.95	V
V <sub>T-</sub> max	Maximum Negative-Going Input Threshold Voltage (Figure 5)	$\begin{array}{l} V_{OUT} = V_{CC} - 0.1 \ V \\  I_{OUT}  \ \leq \ 20 \ \mu A \end{array} \end{array} \label{eq:Vout}$	2.0 4.5 6.0	0.9 2.0 2.6	0.95 2.05 2.65	0.95 2.05 2.65	V
V <sub>T</sub> _min	Minimum Negative-Going Input Threshold Voltage (Figure 5)	$\begin{array}{l} V_{OUT} = V_{CC} - 0.1 \ V \\  I_{OUT}  \ \leq \ 20 \ \mu A \end{array} \end{array} \label{eq:Vout}$	2.0 4.5 6.0	0.3 0.9 1.2	0.3 0.9 1.2	0.3 0.9 1.2	V
V <sub>H</sub> max (Note 7)	Maximum Hysteresis Voltage (Figure 5)	$\begin{array}{l} V_{OUT} = 0.1 \text{ V or } V_{CC} - 0.1 \text{ V} \\ \left I_{OUT}\right   \leq  20 \; \mu A \end{array}$	2.0 4.5 6.0	1.2 2.25 3.0	1.2 2.25 3.0	1.2 2.25 3.0	V
V <sub>H</sub> min (Note 7)	Minimum Hysteresis Voltage (Figure 5)	$\begin{array}{l} V_{OUT} = 0.1 \ V \ \text{or} \ V_{CC} - 0.1 \ V \\ \left  I_{OUT} \right  \ \leq \ 20 \ \mu A \end{array} \end{array}$	2.0 4.5 6.0	0.2 0.4 0.5	0.2 0.4 0.5	0.2 0.4 0.5	V
V <sub>OH</sub>	Minimum High-Level Output Voltage	$V_{IN} \leq V_{T-}$ min or $V_{T+}$ max $ I_{OUT}  \leq 20 \ \mu A$	2.0 4.5 6.0	1.9 4.4 5.9	1.9 4.4 5.9	1.9 4.4 5.9	V
		$\begin{array}{rl} V_{IN} \leq & -V_{T\_} \text{min or } V_{T\_} \text{max} \\ & \left  I_{OUT} \right  \leq 4.0 \text{ mA} \\ & \left  I_{OUT} \right  \leq 5.2 \text{ mA} \end{array}$	4.5 6.0	3.98 5.48	3.84 5.34	3.7 5.2	
V <sub>OL</sub>	Maximum Low-Level Output Voltage	V <sub>IN</sub> ≥ V <sub>T+</sub> max  I <sub>OUT</sub>   ≤ 20 μA	2.0 4.5 6.0	0.1 0.1 0.1	0.1 0.1 0.1	0.1 0.1 0.1	V
		$V_{\text{IN}} \ge V_{\text{T+}} \text{max}$ $\begin{vmatrix} I_{\text{OUT}} \end{vmatrix} \le 4.0 \text{ mA}$ $ I_{\text{OUT}} \end{vmatrix} \le 5.2 \text{ mA}$	4.5 6.0	0.26 0.26	0.33 0.33	0.4 0.4	
I <sub>IN</sub>	Maximum Input Leakage Current	V <sub>IN</sub> = V <sub>CC</sub> or GND	6.0	±0.1	±1.0	±1.0	μA
I <sub>CC</sub>	Maximum Quiescent Supply Current (per Package)	$V_{IN} = V_{CC}$ or GND $I_{OUT} = 0 \ \mu A$	6.0	2.0	20	40	μA

### DC ELECTRICAL CHARACTERISTICS (Voltages Referenced to GND)

V<sub>H</sub>min > (V<sub>T+</sub>min) - (V<sub>T-</sub>max); V<sub>H</sub>max = (V<sub>T+</sub>max) + (V<sub>T-</sub>min).
Information on typical parametric values can be found in the ON Semiconductor High-Speed CMOS Data Book (DL129/D).


### AC ELECTRICAL CHARACTERISTICS ( $C_L$ = 50 pF, Input $t_r$ = $t_f$ = 6.0 ns)


		V <sub>CC</sub>	Guaranteed Limit				
Symbol	Parameter	(V)	−55°C to 25°C	≤ <b>85</b> ° <b>C</b>	≤125°C	Unit	
t <sub>PLH</sub> , t <sub>PHL</sub>	Maximum Propagation Delay, Input A or B to Output Y (Figures 3 and 4)	2.0 4.5 6.0	125 25 21	155 31 26	190 38 32	ns	
t <sub>TLH</sub> , t <sub>THL</sub>	Maximum Output Transition Time, Any Output (Figures 3 and 4)	2.0 4.5 6.0	75 15 13	95 19 16	110 22 19	ns	
C <sub>in</sub>	Maximum Input Capacitance	_	10	10	10	pF	

9. For propagation delays with loads other than 50 pF, and information on typical parametric values, see the ON Semiconductor High–Speed CMOS Data Book (DL129/D).

		Typical @ 25°C, V <sub>CC</sub> = 5.0 V		
C <sub>PD</sub>	Power Dissipation Capacitance (per Gate) (Note 10)	24	pF	

10.Used to determine the no-load dynamic power consumption: P<sub>D</sub> = C<sub>PD</sub> V<sub>CC</sub><sup>2</sup>f + I<sub>CC</sub> V<sub>CC</sub>. For load considerations, see the ON Semiconductor High–Speed CMOS Data Book (DL129/D).





\*Includes all probe and jig capacitance

### Figure 4. Test Circuit

Figure 3. Switching Waveforms




Figure 5. Typical Input Threshold,  $V_{T+}, V_{T-}$  Versus Power Supply Voltage





Figure 6. Typical Schmitt-Trigger Applications

### **PACKAGE DIMENSIONS**


SOIC-14 CASE 751A-03 **ISSUE H** 



- NOTES: 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. 2. CONTROLLING DIMENSION: MILLIMETER. 3. DIMENSIONS A AND B DO NOT INCLUDE MOLD PROTRUSION. 4. MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE. 5. DIMENSION D DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	8.55	8.75	0.337	0.344
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27	BSC	0.050	BSC
J	0.19	0.25	0.008	0.009
κ	0.10	0.25	0.004	0.009
м	0 °	7 °	0 °	7 °
Р	5.80	6.20	0.228	0.244
R	0.25	0.50	0.010	0.019


#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

### PACKAGE DIMENSIONS

TSSOP-14 CASE 948G-01 **ISSUE B** 




NOTES: 1. DIMENSIONING AND TOLERANCING PER

 DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
CONTROLLING DIMENSION: MILLIMETER.
DIMENSION A DOES NOT INCLUDE MOLD FLASH, PROTRUSIONS OR GATE BURRS. MOLD FLASH OR GATE BURRS SHALL NOT EXCEED 0.15 (0.006) PER SIDE.
DIMENSION B DOES NOT INCLUDE INTERLEAD FLASH OR PROTRUSION. INTERLEAD FLASH OR PROTRUSION. SHALL NOT EXCEED 0.25 (0.010) PER SIDE. NOT EXCEED 0.25 (0.010) PER SIDE. 5. DIMENSION K DOES NOT INCLUDE DAMBAR PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.08 DAMBAR PROTRUSION SHALL BE 0.08 (0.003) TOTAL IN EXCESS OF THE K DIMENSION AT MAXIMUM MATERIAL CONDITION. 6. TERMINAL NUMBERS ARE SHOWN FOR REFERENCE ONLY. 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIN	IETERS	INC	HES
DIM	MIN	MAX	MIN	MAX
Α	4.90	5.10	0.193	0.200
В	4.30	4.50	0.169	0.177
С		1.20		0.047
D	0.05	0.15	0.002	0.006
F	0.50	0.75	0.020	0.030
G	0.65	BSC	0.026	BSC
н	0.50	0.60	0.020	0.024
J	0.09	0.20	0.004	0.008
J1	0.09	0.16	0.004	0.006
K	0.19	0.30	0.007	0.012
K1	0.19	0.25	0.007	0.010
L	6.40	BSC	0.252	BSC
М	0 °	8 °	0 °	8 °

#### **SOLDERING FOOTPRINT\***



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and I are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability, arising out of the application or use of any provided in SCILLC data sheets and/or specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the Failure of the SCILLC product create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use copyright laws and is not for resale in any manner.

#### PUBLICATION ORDERING INFORMATION

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative