

WDC reserves the right to make changes at any time without notice in order to improve design and supply the best possible product. Information contained herein is provided gratuitously and without liability, to any user. Reasonable efforts have been made to verify the accuracy of the information but no guarantee whatsoever is given as to the accuracy or as to its applicability to particular uses. In every instance, it must be the responsibility of the user to determine the suitability of the products for each application. WDC products are not authorized for use as critical components in life support devices or systems. Nothing contained herein shall be construed as a recommendation to use any product in violation of existing patents or other rights of third parties. The sale of any WDC product is subject to all WDC Terms and Conditions of Sales and Sales Policies, copies of which are available upon request.

Copyright ©1981-2016 by The Western Design Center, Inc. All rights reserved, including the right of reproduction, in whole, or in part, in any form.

## TABLE OF CONTENTS

1 INTRODUCTION ..... 5
1.1 Features of the W65C02S ..... 5
2 FUNCTIONAL DESCRIPTION ..... 6
2.1 Instruction Register (IR) and Decode ..... 6
2.2 Timing Control Unit (TCU) ..... 6
2.3 Arithmetic and Logic Unit (ALU) ..... 6
2.4 Accumulator Register (A) ..... 6
2.5 Index Registers (X and Y) ..... 6
2.6 Processor Status Register (P) ..... 6
2.7 Program Counter Register (PC) ..... 7
2.8 Stack Pointer Register (S) ..... 7
3 PIN FUNCTION DESCRIPTION ..... 9
3.1 AdDRESS Bus (A0-A15) ..... 9
3.2 Bus Enable (BE) ..... 9
3.3 Data Bus (DO-D7) ..... 9
3.4 Interrupt Request (IRQB) ..... 9
3.5 Memory Lock (MLB) ..... 9
3.6 Non-MASkAble Interrupt (NMIB) ..... 9
3.7 No Connect (NC) ..... 9
3.8 Phase 2 In (PHI2), Phase 2 Out (PHI2O) and Phase 1 Out (PHI1O) ..... 10
3.9 Read/Write (RWB) ..... 10
3.10 Ready (RDY) ..... 10
3.11 RESET (RESB) ..... 10
3.12 Set Overflow (SOB) ..... 11
3.13 SYNCHRONIZE WITH OPCODE FETCH (SYNC) ..... 11
3.14 Power (VDD) and Ground (VSS) ..... 11
3.15 Vector Pull (VPB) ..... 11
4 ADDRESSING MODES ..... 15
4.1 Absolute A. ..... 15
4.2 Absolute Indexed Indirect ( $\mathrm{A}, \mathrm{X}$ ) ..... 15
4.3 Absolute Indexed with $X$ A, X ..... 15
4.4 Absolute Indexed with Y A, Y . ..... 16
4.5 Absolute Indirect (A) ..... 16
4.6 Accumulator A ..... 16
4.7 Immediate Addressing \# ..... 16
4.8 IMPLIED I ..... 17
4.9 Program Counter Relative r ..... 17
4.10 Stack s ..... 17
4.11 Zero Page zp ..... 17
4.12 Zero Page Indexed Indirect ( $\mathrm{ZP}, \mathrm{x}$ ) ..... 18
4.13 Zero Page Indexed with X zP, X ..... 18
4.14 Zero Page Indexed with Y ZP, Y ..... 18
4.15 Zero Page Indirect (ZP) ..... 18
4.16 Zero Page Indirect Indexed with Y (ZP), Y ..... 19
5 OPERATION TABLES. ..... 21
WDC
6 DC, AC AND TIMING CHARACTERISTICS ..... 23
6.2 DC Characteristics TA $=-40^{\circ} \mathrm{C}$ TO $+85^{\circ} \mathrm{C}$ (PLCC, QFP) TA $=0^{\circ} \mathrm{C}$ то $70^{\circ} \mathrm{C}$ (DIP) ..... 24
6.3 AC Characteristics TA $=-40^{\circ} \mathrm{C}$ то $+85^{\circ} \mathrm{C}$ (PLCC, QFP) TA $=0^{\circ} \mathrm{C}$ то $70^{\circ} \mathrm{C}$ (DIP) ..... 25
7 CAVEATS ..... 30
8 HARD CORE MODEL ..... 31
8.1 Features of the W65C02S Hard Core Model ..... 31
9 SOFT CORE RTL MODEL ..... 31
9.1 W65C02 Synthesizable RTL-Code in Verilog HDL ..... 31
10 ORDERING INFORMATION. ..... 32

## TABLE OF TABLES

TABLE 3-1 VECTOR LOCATIONS ..... 12
TABLE 3-2 PIN FUNCTION TABLE ..... 12
TABLE 4-1 ADDRESSING MODE TABLE ..... 20
TABLE 5-1 INSTRUCTION SET TABLE ..... 21
TABLE 5-2 W65C02S OPCODE MATRIX ..... 22
TABLE 6-1 ABSOLUTE MAXIMUM RATINGS ..... 23
TABLE 6-2 DC CHARACTERISTICS ..... 24
TABLE 6-3 AC CHARACTERISTICS ..... 25
TABLE 6-4 OPERATION, OPERATION CODES AND STATUS REGISTER ..... 27
TABLE 7-1 MICROPROCESSOR OPERATIONAL ENHANCEMENTS ..... 30
TABLE OF FIGURES
FIGURE 2-1 W65C02S INTERNAL ARCHITECTURE SIMPLIFIED BLOCK DIAGRAM ..... 7
FIGURE 2-2 W65C02S MICROPROCESSOR PROGRAMMING MODEL ..... 8
FIGURE 3-1 W65C02S 40 PIN PDIP PINOUT ..... 13
FIGURE 3-2 W65C02S 44 PIN PLCC PINOUT ..... 13
FIGURE 3-3 W65C02S 44 PIN QFP PINOUT ..... 14
FIGURE 6-1 IDD VS VDD ..... 24
FIGURE 6-2 F MAX VS VDD ..... 24
FIGURE 6-3 GENERAL TIMING DIAGRAM ..... 26

## 1 INTRODUCTION

The W 65 C 02 S is a low power cost sensitive 8 -bit microprocessor. The W 65 C 02 S is a fully static core and the PHI2 clock can be stopped when it is in the high (logic 1) or low (logic 0) state. The variable length instruction set and manually optimized core size makes the W65C02S an excellent choice for low power System-on-Chip (SoC) designs. The Verilog RTL model is available for ASIC design flows. WDC, a Fabless Semiconductor Company, provides packaged chips for evaluation or volume production. To aid in system development, WDC provides a professional software development kit (ProSDK) for commercial development and an EduSDK for students and hobbyist projects.

You can find out more about our development hardware tools here:
http://www.westerndesigncenter.com/wdc/hardwaretools.cfm
And software tools here:
http://www.westerndesigncenter.com/wdc/tools.cfm

### 1.1 Features of the W65C02S

- 8-bit data bus
- 16-bit address bus provides access to 65,536 bytes of memory space
- 8-bit ALU, Accumulator, Stack Pointer, Index Registers, Processor Status Register
- 16-bit Program Counter
- 69 instructions
- 16 addressing modes
- 212 Operation Codes (OpCodes)
- Vector Pull (VPB) output indicates when interrupt vectors are being addressed
- WAit-for-Interrupt (WAI) and SToP (STP) instructions reduce power consumption, decrease interrupt latency and provide synchronization with external events
- Variable length instruction set provides for lower power and smaller code optimization over fixed length instruction set processors
- Fully static circuitry
- Wide operating voltage range, $1.8+/-5 \%, 2.5+/-5 \%, 3.0+/-5 \%, 3.3+/-10 \%, 5.0+/-5 \%$ specified
- Low Power consumption, 150uA@1MHz


## 2 FUNCTIONAL DESCRIPTION

The internal organization of the W65C02S is divided into two parts: 1) Register Section and 2) Control Section. Instructions obtained from program memory are executed by implementing a series of data transfers within the Register Section. Signals that cause data transfers are generated within the Control Section.

### 2.1 Instruction Register (IR) and Decode

The Operation Code (OpCode) portion of the instruction is loaded into the Instruction Register from the Data Bus and is latched during the OpCode fetch cycle. The OpCode is then decoded, along with timing and interrupt signals, to generate various control signals for program execution.

### 2.2 Timing Control Unit (TCU)

The Timing Control Unit (TCU) provides timing for each instruction cycle that is executed. The TCU is set to zero for each instruction fetch, and is advanced at the beginning of each cycle for as many cycles as is required to complete the instruction. Data transfers between registers depend upon decoding the contents of both the IR and the TCU.

### 2.3 Arithmetic and Logic Unit (ALU)

All arithmetic and logic operations take place within the ALU. In addition to data operations, the ALU also calculates the effective address for relative and indexed addressing modes. The result of a data operation is stored in either memory or an internal register. Carry, Negative, Overflow and Zero flags are updated following the ALU data operation.

### 2.4 Accumulator Register (A)

The Accumulator Register (A) is an 8-bit general purpose register which holds one of the operands and the result of arithmetic and logical operations. Reconfigured versions of this processor family could have additional accumulators.

### 2.5 Index Registers (X and Y)

There are two 8-bit Index Registers ( X and Y ) which may be used as general purpose registers or to provide an index value for calculation of the effective address. When executing an instruction with indexed addressing, the microprocessor fetches the OpCode and the base address, and then modifies the address by adding the Index Register contents to the address prior to performing the desired operation.

### 2.6 Processor Status Register (P)

The 8 -bit Processor Status Register (P) contains status flags and mode select bits. The Carry (C), Negative ( N ), Overflow ( V ) and Zero $(\mathrm{Z})$ status flags serve to report the status of ALU operations. These status flags are tested with Conditional Branch instructions. The Decimal (D) and IRQB disable (I) are used as mode select flags. These flags are set by the program to change microprocessor operations. Bit 5 is available for a user status or mode bit.

### 2.7 Program Counter Register (PC)

The 16-bit Program Counter Register (PC) provides the addresses which are used to step the microprocessor through sequential program instructions. This register is incremented each time an instruction or operand is fetched from program memory.

### 2.8 Stack Pointer Register (S)

The Stack Pointer Register (S) is an 8-bit register which is used to indicate the next available location in the stack memory area. It serves as the effective address in stack addressing modes as well as subroutine and interrupt processing.


Figure 2-1 W65C02S Internal Architecture Simplified Block Diagram


Figure 2-2 W65C02S Microprocessor Programming Model

## 3 PIN FUNCTION DESCRIPTION

### 3.1 Address Bus (AO-A15)

The sixteen bit Address Bus formed by A0-A15, address memory and I/O registers that exchange data on the Data Bus. The address lines can be set to the high impedance state by the Bus Enable (BE) signal.

### 3.2 Bus Enable (BE)

The Bus Enable (BE) input signal provides external control of the Address, Data and the RWB buffers. When Bus Enable is high, the Address, Data and RWB buffers are active. When BE is low, these buffers are set to the high impedance status. Bus Enable is an asynchronous signal.

### 3.3 Data Bus (D0-D7)

The eight Data Bus lines D0-D7 are used to provide instructions, data and addresses to the microprocessor and exchange data with memory and I/O registers. These lines may be set to the high impedance state by the Bus Enable (BE) signal.

### 3.4 Interrupt Request (IRQB)

The Interrupt Request (IRQB) input signal is used to request that an interrupt sequence be initiated. The program counter (PC) and Processor Status Register (P) are pushed onto the stack and the IRQB disable (I) flag is set to a " 1 " disabling further interrupts before jumping to the interrupt handler. These values are used to return the processor to its original state prior to the IRQB interrupt. The IRQB low level should be held until the interrupt handler clears the interrupt request source. When Return from Interrupt (RTI) is executed the (I) flag is restored and a new interrupt can be handled. If the (I) flag is cleared in an interrupt handler, nested interrupts can occur. The Wait-for-Interrupt (WAI) instruction may be used to reduce power and synchronize with, as an example timer interrupt requests.

### 3.5 Memory Lock (MLB)

The Memory Lock (MLB) output may be used to ensure the integrity of Read-Modify-Write instructions in a multiprocessor system. Memory Lock indicates the need to defer arbitration of the bus cycle when MLB is low. Memory Lock is low during the last three cycles of ASL, DEC, INC, LSR, ROL, ROR, TRB, and TSB memory referencing instructions.

### 3.6 Non-Maskable Interrupt (NMIB)

A negative transition on the Non-Maskable Interrupt (NMIB) input initiates an interrupt sequence after the current instruction is completed. Since NMIB is an edge-sensitive input, an interrupt will occur if there is a negative transition while servicing a previous interrupt. Also, after the edge interrupt occurs no further interrupts will occur if NMIB remains low. The NMIB signal going low causes the Program Counter (PC) and Processor Status Register information to be pushed onto the stack before jumping to the interrupt handler. These values are used to return the processor to its original state prior to the NMIB interrupt.

### 3.7 No Connect (NC)

The No Connect (NC) pins are not connected internally and should not be connected externally.


### 3.8 Phase 2 In (PHI2), Phase 2 Out (PHI2O) and Phase 1 Out (PHI1O)

Phase $2 \ln$ (PHI2) is the system clock input to the microprocessor internal clock. During the low power Standby Mode, PHI2 can be held in either high or low state to preserve the contents of internal registers since the microprocessor is a fully static design. The Phase 2 Out ( PHI 2 O ) signal is generated from PHI2. Phase 1 Out ( PHIO ) is the inverted PHI2 signal. An external oscillator is recommended for driving PHI2 and used for the main system clock. All production test timing is based on PHI2. PHI2O and PHI1O were used in older systems for system timing and internal oscillators when an external crystal was used.

### 3.9 Read/Write (RWB)

The Read/Write (RWB) output signal is used to control data transfer. When in the high state, the microprocessor is reading data from memory or I/O. When in the low state, the Data Bus contains valid data to be written from the microprocessor and stored at the addressed memory or I/O location. The RWB signal is set to the high impedance state when Bus Enable (BE) is low.

### 3.10 Ready (RDY)

A low input logic level on the Ready (RDY) will halt the microprocessor in its current state. Returning RDY to the high state allows the microprocessor to continue operation following the next PHI2 negative transition. This bi-directional signal allows the user to single-cycle the microprocessor on all cycles including write cycles. A negative transition to the low state prior to the falling edge of PHI2 will halt the microprocessor with the output address lines reflecting the current address being fetched. This assumes the processor setup time is met. This condition will remain through a subsequent PHI2 in which the ready signal is low. This feature allows microprocessor interfacing with low-speed memory as well as direct memory access (DMA). The WAI instruction pulls RDY low signaling the WAit-for-Interrupt condition, thus RDY is a bi-directional pin. On the W65C02 hard core there is a WAIT output signal that can be used in ASIC's thus removing the bi-directional signal and RDY becomes only the input. In such a situation the WAI instruction will pull WAIT low and must be used external of the core to pull RDY low or the processor will continue as if the WAI never happened. The microprocessor will be released when RDY is high and a falling edge of PHI2 occurs. This again assumes the processor control setup time is met. The RDY pin no longer has an active pull up. It is suggested that a pull up resistor be used on this pin when not being used. The RDY pin can still be wire ORed.

### 3.11 Reset (RESB)

The Reset (RESB) input is used to initialize the microprocessor and start program execution. The RESB signal must be held low for at least two clock cycles after VDD reaches operating voltage. Ready (RDY) has no effect while RESB is being held low. All Registers are initialized by software except the Decimal and Interrupt disable mode select bits of the Processor Status Register ( P ) are initialized by hardware. When a positive edge is detected, there will be a reset sequence lasting seven clock cycles. The program counter is loaded with the reset vector from locations FFFC (low byte) and FFFD (high byte). This is the start location for program control. RESB should be held high after reset for normal operation.

Processor Status Register (P)

*=software initialized

### 3.12 Set Overflow (SOB)

A negative transition on the Set Overflow (SOB) pin sets the overflow bit (V) in the status code register. The signal is sampled on the rising edge of PHI2. SOB was originally intended for fast input recognition because it can be tested with a branch instruction; however, it is not recommended in new system design and was seldom used in the past.

### 3.13 SYNChronize with OpCode fetch (SYNC)

The OpCode fetch cycle of the microprocessor instruction is indicated with SYNC high. The SYNC output is provided to identify those cycles during which the microprocessor is fetching an OpCode. The SYNC line goes high during the clock cycle of an OpCode fetch and stays high for the entire cycle. If the RDY line is pulled low during the clock cycle in which SYNC went high, the processor will stop in its current state and will remain in the state until the RDY line goes high. In this manner, the SYNC signal can be used to control RDY to cause single instruction execution.

### 3.14 Power (VDD) and Ground (VSS)

VDD is the positive power supply voltage and VSS is system logic ground.

### 3.15 Vector Pull (VPB)

The Vector Pull (VPB) output indicates that a vector location is being addressed during an interrupt sequence. VPB is low during the last interrupt sequence cycles, during which time the processor reads the interrupt vector. The VPB signal may be used to select and prioritize interrupts from several sources by modifying the vector addresses.

Table 3-1 Vector Locations

| FFFE, F | BRK/IRQB | Software/Hardware |
| :--- | :--- | :--- |
| FFFC, D | RESB | Hardware |
| FFFA, B | NMIB | Hardware |

Table 3-2 Pin Function Table

| Pin | Description |
| :--- | :--- |
| A0-A15 | Address Bus |
| BE | Bus Enable |
| D0-D7 | Data Bus |
| IRQB | Interrupt Request |
| MLB | Memory Lock |
| NC | No Connection |
| NMIB | Non-Maskable Interrupt |
| PHI1O | Phase 1 Out Clock |
| PHI2 | Phase 2 In Clock |
| PHI2O | Phase 2 Out Clock |
| RDY | Ready |
| RESB | Reset |
| RWB | Read/Write |
| SOB | Set Overflow |
| SYNC | Synchronize |
| VDD | Positive Power Supply |
| VPB | Vector Pull |
| VSS | Internal Logic Ground |



Figure 3-1 W65C02S 40 Pin PDIP Pinout


Figure 3-2 W65C02S 44 Pin PLCC Pinout


Figure 3-3 W65C02S 44 Pin QFP Pinout

## 4 ADDRESSING MODES

The W65C02S is capable of directly addressing 65,536 bytes of memory. The Program Address and Data Address space is contiguous throughout the 65,536 byte address space. Words, arrays, records, or any data structures may span the 65,536 byte address space. The following addressing mode descriptions provide additional detail as to how effective addresses are calculated. Sixteen addressing modes are available for the W65C02S. This address space has special significance within certain addressing modes.

### 4.1 Absolute a

With Absolute addressing the second and third bytes of the instruction from the 16-bit address.
Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
| ADH | ADL | OpCode |

Operand Address:

| ADH | ADL |
| :--- | :--- |

### 4.2 Absolute Indexed Indirect ( $\mathbf{a}, \mathrm{x}$ )

With the Absolute Indexed Indirect addressing mode, the X Index Register is added to the second and third byes of the instruction to form an address to a pointer. This address mode is only used with the JMP instruction and the program Counter is loaded with the first and second bytes at this pointer.

Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
| ADH | ADL | OpCode |

Indirect Base address:
Indirect address:
New PC value:

$+$| ADH | ADL |
| :---: | :---: |
|  | $X$ | | effective address |
| :---: |
| indirect address |

### 4.3 Absolute Indexed with Xa a, x

With the Absolute Indexed with X addressing mode, the X Index Register is added to the second and third bytes of the instruction to form the 16-bits of the effective address.

Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
| ADH | ADL | OpCode |

Operand address:


### 4.4 Absolute Indexed with Y a, y

With the Absolute Indexed with Y addressing mode, the Y Index Register is added to the second and third bytes of the instruction to form the 16-bit effective address.

Byte: Instruction:

Operand address:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
| ADH | ADL | OpCode |



### 4.5 Absolute Indirect (a)

With the Absolute Indirect addressing mode, the second and third bytes of the instruction form an address to a pointer. This address mode is only used with the JMP instruction and the Program Counter is loaded with the first and second bytes at this pointer.

Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
| ADH | ADL | OpCode |

Indirect address:

New PC value:

ADH $\quad$ ADL
indirect address

### 4.6 Accumulator A

With Accumulator addressing the operand is implied as the Accumulator and therefore only a single byte forms the instruction.

Byte:
Instruction:


Operand: accumulator

### 4.7 Immediate Addressing \#

With Immediate Addressing the operand is the second byte of the instruction.
Byte:
Instruction:


Operand:
Operand

### 4.8 Implied $\mathbf{i}$

Implied addressing uses a single byte instruction. The operand is implicitly defined by the instruction.
Byte:
Instruction:


Operand address:
implied

### 4.9 Program Counter Relative r

The Program Counter relative addressing mode, sometimes referred to as Relative Addressing, is used with the Branch instructions. If the condition being tested is met, the second byte of the instruction is added to the Program Counter and program control is transferred to this new memory location.

> Byte:
> Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
|  | offset | OpCode |

New PC value

$+$| PCH | PCL |
| :---: | :---: |
| + | offset |
|  | effective address |

### 4.10 Stack s

The Stack may use memory from 0100 to 01FF and the effective address of the Stack address mode will always be within this range. Stack addressing refers to all instructions that push or pull data from the stack, such as Push, Pull, Jump to Subroutine, Return from Subroutine, Interrupts and Return from Interrupt.

Byte:
Instruction:

Operand address:


| 1 | $S$ |
| :--- | :--- |

### 4.11 Zero Page zp

With Zero Page (zp) addressing the second byte of the instruction is the address of the operand in page zero.

Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
|  | $z p$ | OpCode |
|  |  |  |

Operand address:

| 0 | $z p$ |
| :--- | :--- |

### 4.12 Zero Page Indexed Indirect (zp,x)

The Zero Page Indexed Indirect addressing mode is often referred to as Indirect,X. The second byte of the instruction is the zero page address to which the X Index Register is added and the result points to the low byte of the indirect address.

Byte:
Instruction:


Base Address:
Indirect Address:


Operand address:
indirect address

### 4.13 Zero Page Indexed with $X$ zp, $x$

With Zero Page Indexed with $X$ addressing mode, the $X$ Index Register is added to the second byte of instruction to form the effective address.

## Byte:

Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
|  | $z p$ | OpCode |

Base Address:
Operand Address:

|  | zp |
| :---: | :---: |
|  | $X$ |
| 0 | effective address |

### 4.14 Zero Page Indexed with $Y$ zp, $y$

With Zero Page Indexed with $Y$ addressing, the second byte of the instruction is the zero page address to which the Y Index Register is added to form the page zero effective address.

Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
|  | $z p$ | OpCode |

Base Address:
Operand Address:


### 4.15 Zero Page Indirect (zp)

With Zero Page Indirect addressing mode, the second byte of the instruction is a zero page indirect address that points to the low byte of a two byte effective address.

Byte:
Instruction:

| 2 | 1 | 0 |
| :---: | :---: | :---: |
|  | $z p$ | OpCode |

Indirect Address:

| 0 | $z p$ |
| :--- | :--- |

Operand Address:
indirect address

### 4.16 Zero Page Indirect Indexed with Y (zp), y

The Zero Page Indirect Indexed with Y addressing mode is often referred to as Indirect Y. The second byte of the instruction points to the low byte of a two byte (16-bit) base address in page zero. Y Index Register is added to the base address to form the effective address.

| Byte: | 2 | 1 | 0 |
| :---: | :---: | :---: | :---: |
| Instruction: |  | zp | OpCode |
| Indirect Base Address: |  | 0 | zp |
|  |  | indi | address |
|  |  |  | Y |
| Operand Address: |  |  | dress |

Table 4-1 Addressing Mode Table

| Address Mode | Instruction Times in Memory Cycle |  | Memory Utilization in Number of Program Sequence Bytes |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Original NMOS 6502 | W65C02S | Original <br> NMOS 6502 | W65C02S |
| 1. Absolute a | 4 (3) | 4 (3) | 3 | 3 |
| 2. Absolute Indexed Indirect ( $\mathrm{a}, \mathrm{x}$ ) | 5 | 5 | 3 | 3 |
| 3. Absolute Indexed with $\mathrm{Xa} \mathrm{a}, \mathrm{x}$ | $4(1,3)$ | $4(1,3)$ | 3 | 3 |
| 4. Absolute Indexed with $\mathrm{Y} a, \mathrm{y}$ | 4 (1) | 4 (1) | 3 | 3 |
| 5. Absolute Indirect (a) | 4 (3) | 4 (3) | 3 | 3 |
| 6. Accumulator A | 2 | 2 | 1 | 1 |
| 7. Immediate \# | 2 | 2 | 2 | 2 |
| 8. Implied i | 2 | 2 | 1 | 1 |
| 9. Program Counter Relative r | 2 (2) | 2 (2) | 2 | 2 |
| 10. Stack s | 3-7 | 3-7 | 1-3 | 1-4 |
| 11. Zero Page zp | 3 (3) | 3 (3) | 2 | 2 |
| 12. Zero Page Indexed Indirect ( $\mathrm{zp}, \mathrm{x}$ ) | 6 | 6 | 2 | 2 |
| 13. Zero Page Indexed with X zp,x | 4 (3) | 4 (3) | 2 | 2 |
| 14. Zero Page Indexed with $Y$ zp, y | 4 | 4 | 2 | 2 |
| 15. Zero Page Indirect (zp) | - | 5 | - | 2 |
| 16. Zero Page Indirect Indexed with $Y$ (zp), y | 5 | 5 | 2 | 2 |

Notes: (indicated in parenthesis)

1. Page boundary, add 1 cycle if page boundary is crossed when forming address
2. Branch taken, add 1 cycle if branch is taken
3. Read-Modify-Write, add 2 cycles

## 5 OPERATION TABLES

Table 5-1 Instruction Set Table

| 1. | ADC | ADd memory to accumulator with Carry |
| :---: | :---: | :---: |
| 2. | AND | "AND" memory with accumulator |
| 3. | ASL | Arithmetic Shift one bit Left, memory or accumulator |
| 4. | -BBR | Branch on Bit Reset |
| 5. | -BBS | Branch of Bit Set |
| 6. | BCC | Branch on Carry Clear ( $\mathrm{Pc}=0$ ) |
| 7. | BCS | Branch on Carry Set (Pc=1) |
| 8. | BEQ | Branch if EQual (Pz=1) |
| 9. | BIT | Blt Test |
| 10. | BMI | Branch if result MInus ( $\mathrm{Pn}=1$ ) |
| 11. | BNE | Branch if Not Equal ( $\mathrm{Pz}=0$ ) |
| 12. | BPL | Branch if result PLus ( $\mathrm{Pn}=0$ ) |
| 13. | -BRA | BRanch Always |
| 14. | BRK | BReaK instruction |
| 15. | BVC | Branch on oVerflow Clear ( $\mathrm{Pv}=0$ ) |
| 16. | BVS | Branch on oVerflow Set ( $\mathrm{Pv}=1$ ) |
| 17. | CLC | CLear Cary flag |
| 18. | CLD | CLear Decimal mode |
| 19. | CLI | CLear Interrupt disable bit |
| 20. | CLV | CLear oVerflow flag |
| 21. | CMP | CoMPare memory and accumulator |
| 22. | CPX | ComPare memory and X register |
| 23. | CPY | ComPare memory and Y register |
| 24. | DEC | DECrement memory or accumulate by one |
| 25. | DEX | DEcrement X by one |
| 26. | DEY | DEcrement Y by one |
| 27. | EOR | "Exclusive OR" memory with accumulate |
| 28. | INC | INCrement memory or accumulate by one |
| 29. | INX | INcrement $X$ register by one |
| 30. | INY | INcrement Y register by one |
| 31. | JMP | JuMP to new location |
| 32. | JSR | Jump to new location Saving Return (Jump to SubRoutine) |
| 33. | LDA | LoaD Accumulator with memory |
| 34. | LDX | LoaD the X register with memory |
| 35. | LDY | LoaD the Y register with memory |
| 36. | LSR | Logical Shift one bit Right memory or accumulator |
| 37. | NOP | No OPeration |


| 38. | ORA | "OR" memory with Accumulator |
| :---: | :---: | :---: |
| 39. | PHA | PusH Accumulator on stack |
| 40. | PHP | PusH Processor status on stack |
| 41. | PHX | PusH X register on stack |
| 42. | PHY | PusH Y register on stack |
| 43. | PLA | PuLI Accumulator from stack |
| 44. | PLP | PuLI Processor status from stack |
| 45. | -PLX | PuLI X register from stack |
| 46. | -PLY | PuLI Y register from stack |
| 47. | -RMB | Reset Memory Bit |
| 48. | ROL | ROtate one bit Left memory or accumulator |
| 49. | ROR | ROtate one bit Right memory or accumulator |
| 50 | RTI | ReTurn from Interrupt |
| 51. | RTS | ReTurn from Subroutine |
| 52. | SBC | SuBtract memory from accumulator with borrow (Carry bit) |
| 53. | SEC | SEt Carry |
| 54 | SED | SEt Decimal mode |
| 55. | SEI | SEt Interrupt disable status |
| 56. | -SMB | Set Memory Bit |
| 57 | STA | STore Accumulator in memory |
| 58. | -STP | SToP mode |
| 59 | STX | STore the X register in memory |
| 60 | STY | STore the Y register in memory |
| 61. | -STZ | STore Zero in memory |
| 62. | TAX | Transfer the Accumulator to the X register |
| 63. | TAY | Transfer the Accumulator to the Y register |
| 64 | -TRB | Test and Reset memory Bit |
| 65 | -TSB | Test and Set memory Bit |
| 66 | TSX | Transfer the Stack pointer to the X register |
| 67 | TXA | Transfer the X register to the Accumulator |
| 68 | TXS | Transfer the X register to the Stack pointer register |
| 69 | TYA | Transfer Y register to the Accumulator |
| 70 | $\bullet$ WAI | WAit for Interrupt |

Note: $\bullet=$ New Instruction

Table 5-2 W65C02S OpCode Matrix

| MSD | W65C02S OpCode Matrix |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | MSD |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |
| 0 | $\begin{gathered} \text { BRK } \\ \mathrm{a} \end{gathered}$ | $\begin{aligned} & \text { ORA } \\ & (\mathrm{zp}, \mathrm{x}) \end{aligned}$ |  |  | $\begin{aligned} & \text { TSB } \\ & \text { zp • } \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { zp } \end{aligned}$ | $\begin{gathered} \text { ASL } \\ \mathrm{zp} \end{gathered}$ | $\begin{gathered} \text { RMB0 } \\ \text { zp • } \end{gathered}$ | $\begin{gathered} \text { PHP } \\ \mathrm{s} \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \# \end{gathered}$ | $\begin{gathered} \text { ASL } \\ \text { A } \end{gathered}$ |  | $\begin{gathered} \text { TSB } \\ \mathrm{a} \bullet \end{gathered}$ | $\begin{gathered} \text { ORA } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { ASL } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \mathrm{BBR} 0 \\ \mathrm{r} \bullet \end{gathered}$ | 0 |
| 1 | $\mathrm{BPL}$ | $\begin{aligned} & \text { ORA } \\ & (z p), y \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  | $\begin{aligned} & \text { TRB } \\ & \text { zp • } \end{aligned}$ | $\begin{aligned} & \text { ORA } \\ & \text { zp,x } \end{aligned}$ | $\begin{aligned} & \text { ASL } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | RMB1 zp• | $\underset{i}{\text { CLC }}$ | $\begin{aligned} & \text { ORA } \\ & \text { a,y } \end{aligned}$ | $\begin{gathered} \text { INC } \\ \mathrm{A} * \end{gathered}$ |  | TRB a• | $\begin{aligned} & \text { ORA } \\ & \mathrm{a}, \mathrm{x} \end{aligned}$ | $\begin{gathered} \text { ASL } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | BBR1 $\mathrm{r} \bullet$ | 1 |
| 2 | $\begin{gathered} \mathrm{JSR} \\ \mathrm{a} \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & (\mathrm{zp}, \mathrm{x}) \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{BIT} \\ & \mathrm{zp} \end{aligned}$ | $\begin{gathered} \text { AND } \\ \text { zp } \end{gathered}$ | $\begin{gathered} \mathrm{ROL} \\ \mathrm{zp} \end{gathered}$ | $\begin{gathered} \text { RMB2 } \\ \text { zp • } \end{gathered}$ | $\begin{gathered} \mathrm{PLP} \\ \mathrm{~s} \end{gathered}$ | $\begin{gathered} \text { AND } \\ \# \end{gathered}$ | $\underset{\mathrm{A}}{\mathrm{ROL}}$ |  | $\begin{gathered} \text { BIT } \\ \text { a } \end{gathered}$ | $\begin{gathered} \text { AND } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \mathrm{ROL} \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { BBR2 } \\ \text { r• } \end{gathered}$ | 2 |
| 3 | BMI | $\begin{aligned} & \text { AND } \\ & (\mathrm{zp}), \mathrm{y} \end{aligned}$ | $\begin{aligned} & \text { AND } \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  | $\begin{gathered} \mathrm{BIT} \\ \mathrm{zp}, \mathrm{x} \bullet \end{gathered}$ | $\begin{aligned} & \text { AND } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{ROL} \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { RMB3 } \\ & \text { zp • } \end{aligned}$ | $\underset{\mathrm{I}}{\mathrm{SEC}}$ | $\begin{gathered} \text { AND } \\ a, y \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { A } \end{gathered}$ |  | $\begin{gathered} \text { BIT } \\ \mathrm{a}, \mathrm{x} * \end{gathered}$ | $\begin{gathered} \text { AND } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \mathrm{ROL} \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { BBR3 } \\ \text { r• } \end{gathered}$ | 3 |
| 4 | $\begin{gathered} \text { RTI } \\ \mathrm{s} \end{gathered}$ | $\begin{aligned} & \text { EOR } \\ & (\mathrm{zp}, \mathrm{x}) \end{aligned}$ |  |  |  | $\begin{aligned} & \text { EOR } \\ & \text { zp } \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \text { zp } \end{aligned}$ | RMB4 zp• | $\begin{gathered} \text { PHA } \\ \mathrm{s} \end{gathered}$ | $\underset{\#}{\text { EOR }}$ | $\begin{gathered} \text { LSR } \\ \text { A * } \end{gathered}$ |  | $\begin{gathered} \text { JMP } \\ \text { a } \end{gathered}$ | $\begin{gathered} \text { EOR } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { LSR } \\ \mathrm{a} \end{gathered}$ | BBR4 $\mathrm{r} \bullet$ | 4 |
| 5 | $\underset{r}{\mathrm{BVC}}$ | $\begin{aligned} & \mathrm{EOR} \\ & (\mathrm{zp}), \mathrm{y} \end{aligned}$ | $\begin{aligned} & \mathrm{EOR} \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{EOR} \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { LSR } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{gathered} \text { RMB5 } \\ \text { zp • } \end{gathered}$ | $\underset{\mathrm{i}}{\mathrm{CLI}}$ | $\begin{gathered} \text { EOR } \\ a, y \end{gathered}$ | $\begin{gathered} \text { PHY } \\ \text { s • } \end{gathered}$ |  |  | $\begin{gathered} \mathrm{EOR} \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { LSR } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { BBR5 } \\ \text { r• } \end{gathered}$ | 5 |
| 6 | $\begin{gathered} \text { RTS } \\ \mathrm{s} \end{gathered}$ | $\begin{aligned} & \mathrm{ADC} \\ & (\mathrm{zp}, \mathrm{x}) \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{STZ} \\ & \mathrm{zp} \bullet \end{aligned}$ | $\begin{gathered} \text { ADC } \\ \text { zp } \end{gathered}$ | $\begin{aligned} & \text { ROR } \\ & \text { zp } \end{aligned}$ | $\begin{gathered} \text { RMB6 } \\ \text { zp• } \end{gathered}$ | $\begin{gathered} \text { PLA } \\ \mathrm{s} \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \# \end{gathered}$ | $\underset{\text { R }}{\mathrm{ROR}}$ |  | JMP <br> (a) | $\begin{gathered} \text { ADC } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \mathrm{ROR} \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { BBR6 } \\ \text { r• } \end{gathered}$ | 6 |
| 7 | $\underset{\mathrm{r}}{\mathrm{BVS}}$ | $\begin{aligned} & \text { ADC } \\ & (z p), y \end{aligned}$ | $\begin{aligned} & \text { ADC } \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  | $\begin{gathered} \text { STZ } \\ \text { zp,x• } \end{gathered}$ | $\begin{aligned} & \text { ADC } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { ROR } \\ & \text { zp,x } \end{aligned}$ | $\begin{aligned} & \text { RMB7 } \\ & \text { zp • } \end{aligned}$ | $\underset{i}{\text { SEI }}$ | $\begin{gathered} \text { ADC } \\ a, y \end{gathered}$ | $\begin{gathered} \text { PLY } \\ \text { s• } \end{gathered}$ |  | $\begin{gathered} \mathrm{JMP} \\ (\mathrm{a} . \mathrm{x}) * \end{gathered}$ | $\begin{gathered} \text { ADC } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { ROR } \\ a, x \end{gathered}$ | $\begin{gathered} \mathrm{BBR7} \\ \mathrm{r} \bullet \end{gathered}$ | 7 |
| 8 | $\begin{gathered} \mathrm{BRA} \\ \mathrm{r} \bullet \end{gathered}$ | $\begin{gathered} \text { STA } \\ (\mathrm{zp}, \mathrm{x}) \end{gathered}$ |  |  | $\begin{gathered} \text { STY } \\ \mathrm{zp} \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{zp} \end{gathered}$ | $\begin{gathered} \text { STX } \\ \mathrm{zp} \end{gathered}$ | $\begin{gathered} \text { SMB0 } \\ \text { zp • } \end{gathered}$ | $\underset{i}{\text { DEY }}$ | $\begin{gathered} \mathrm{BIT} \\ \# \end{gathered}$ | $\underset{i}{\text { TXA }}$ |  | $\begin{gathered} \text { STY } \\ \mathrm{a} \bullet \end{gathered}$ | $\begin{gathered} \text { STA } \\ \mathrm{a} \end{gathered}$ | $\underset{\mathrm{a}}{\mathrm{STX}}$ | $\begin{gathered} \text { BBS0 } \\ \text { r• } \end{gathered}$ | 8 |
| 9 | $\underset{\mathrm{r}}{\mathrm{BCC}}$ | $\begin{aligned} & \text { STA } \\ & (z p), y \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & (z p) \text { * } \end{aligned}$ |  | $\begin{aligned} & \text { STY } \\ & \text { zp,x } \end{aligned}$ | $\begin{aligned} & \text { STA } \\ & \text { zp,x } \end{aligned}$ | $\begin{aligned} & \text { STX } \\ & \text { zp,y } \end{aligned}$ | $\begin{gathered} \text { SMB1 } \\ \text { zp• } \end{gathered}$ | $\underset{i}{\text { TYA }}$ | $\begin{aligned} & \text { STA } \\ & a, y \end{aligned}$ | $\underset{i}{\text { TXS }}$ |  | $\begin{gathered} \text { STZ } \\ \mathrm{a} \end{gathered}$ | $\begin{aligned} & \text { STA } \\ & \mathrm{a}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \mathrm{STZ} \\ & \mathrm{a}, \mathrm{x} \bullet \end{aligned}$ | $\begin{gathered} \mathrm{BBS} 1 \\ \mathrm{r} \bullet \end{gathered}$ | 9 |
| A | $\begin{gathered} \text { LDY } \\ \# \end{gathered}$ | $\begin{aligned} & \text { LDA } \\ & (\mathrm{zp}, \mathrm{x}) \end{aligned}$ | $\begin{gathered} \text { LDX } \\ \# * \end{gathered}$ |  | $\begin{aligned} & \text { LDY } \\ & \text { zp } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \text { zp } \end{aligned}$ | $\begin{gathered} \text { LDX } \\ \text { zp } \end{gathered}$ | $\begin{aligned} & \text { SMB2 } \\ & \text { zp • } \end{aligned}$ | $\begin{gathered} \text { TAY } \\ i \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \# \end{gathered}$ | $\underset{i}{\operatorname{TAX}}$ |  | $\begin{gathered} \text { LDY } \\ \text { a } \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \text { a } \end{gathered}$ | $\begin{gathered} \text { LDX } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \mathrm{BBS} 2 \\ \mathrm{r} \bullet \end{gathered}$ | A |
| B | $\underset{r}{\mathrm{BCS}}$ | $\begin{aligned} & \text { LDA } \\ & (\mathrm{zp}), \mathrm{y} \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  | $\begin{aligned} & \text { LDY } \\ & \text { zp,x } \end{aligned}$ | $\begin{aligned} & \text { LDA } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { LDX } \\ & \text { zp,y } \end{aligned}$ | $\begin{aligned} & \text { SMB3 } \\ & \text { zp • } \end{aligned}$ | $\underset{\mathrm{i}}{\mathrm{CLV}}$ | $\begin{gathered} \text { LDA } \\ \mathrm{A}, \mathrm{y} \end{gathered}$ | $\underset{i}{\text { TSX }}$ |  | $\begin{gathered} \text { LDY } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { LDA } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { LDX } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { BBS3 } \\ \text { r• } \end{gathered}$ | B |
| C | $\begin{gathered} \text { CPY } \\ \# \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & (\mathrm{zp}, \mathrm{x}) \end{aligned}$ |  |  | $\begin{gathered} \text { CPY } \\ \text { zp } \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \text { zp } \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \text { zp } \end{gathered}$ | $\begin{gathered} \hline \text { SMB4 } \\ \text { zp • } \end{gathered}$ | $\underset{i}{\text { INY }}$ | $\begin{gathered} \text { CMP } \\ \# \end{gathered}$ | $\underset{i}{\operatorname{DEX}}$ | $\begin{gathered} \text { WAI } \\ \text { I• } \end{gathered}$ | $\begin{gathered} \text { CPY } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { CMP } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \mathrm{BBS} 4 \\ \mathrm{r} \bullet \end{gathered}$ | C |
| D | $\begin{gathered} \text { BNE } \\ \mathrm{r} \end{gathered}$ | $\begin{aligned} & \text { CMP } \\ & (z p), y \end{aligned}$ | $\begin{aligned} & \text { CMP } \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  |  | $\begin{aligned} & \text { CMP } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{aligned} & \text { DEC } \\ & \text { zp,x } \end{aligned}$ | $\begin{aligned} & \text { SMB5 } \\ & \text { zp • } \end{aligned}$ | $\underset{i}{\text { CLD }}$ | $\begin{gathered} \text { CMP } \\ a, y \end{gathered}$ | $\begin{gathered} \text { PHX } \\ \text { s• } \end{gathered}$ | $\begin{gathered} \text { STP } \\ \text { I• } \end{gathered}$ |  | $\begin{gathered} \text { CMP } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { DEC } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { BBS5 } \\ \text { r• } \end{gathered}$ | D |
| E | $\begin{gathered} \text { CPX } \\ \# \end{gathered}$ | $\underset{(\mathrm{zp}, \mathrm{x})}{\mathrm{SBC}}$ |  |  | $\begin{gathered} \text { CPX } \\ \text { zp } \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \mathrm{zp} \end{gathered}$ | $\begin{aligned} & \text { INC } \\ & \text { zp } \end{aligned}$ | $\begin{gathered} \text { SMB6 } \\ \text { zp • } \end{gathered}$ | $\underset{i}{\text { INX }}$ | $\begin{gathered} \text { SBC } \\ \# \end{gathered}$ | $\underset{i}{N O P}$ |  | $\begin{gathered} \text { CPX } \\ \text { a } \end{gathered}$ | $\begin{gathered} \text { SBC } \\ \mathrm{a} \end{gathered}$ | $\begin{gathered} \text { INC } \\ \text { a } \end{gathered}$ | $\begin{gathered} \text { BBS6 } \\ \text { r• } \end{gathered}$ | E |
| F | $\underset{\mathrm{r}}{\mathrm{BEQ}}$ | $\begin{aligned} & \text { SBC } \\ & (\mathrm{zP}), \mathrm{y} \end{aligned}$ | $\begin{aligned} & \text { SBC } \\ & (\mathrm{zp}) \text { * } \end{aligned}$ |  |  | $\begin{aligned} & \mathrm{SBC} \\ & \mathrm{zp,x} \end{aligned}$ | $\begin{aligned} & \text { INC } \\ & \mathrm{zp}, \mathrm{x} \end{aligned}$ | $\begin{gathered} \text { SMB7 } \\ \text { zp • } \end{gathered}$ | $\underset{i}{\text { SED }}$ | $\begin{gathered} \text { SBC } \\ \mathrm{a}, \mathrm{y} \end{gathered}$ | $\begin{gathered} \text { PLX } \\ \text { s• } \end{gathered}$ |  |  | $\begin{gathered} \mathrm{SBC} \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { INC } \\ \mathrm{a}, \mathrm{x} \end{gathered}$ | $\begin{gathered} \text { BBS7 } \\ \text { r• } \end{gathered}$ | F |
|  | 0 | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | A | B | C | D | E | F |  |

* = Old instruction with new addressing modes
- = New Instruction


## 6 DC, AC AND TIMING CHARACTERISTICS

Table 6-1 Absolute Maximum Ratings

| Rating | Symbol | Value |
| :--- | :---: | :---: |
| Supply Voltage | VDD | -0.3 to +7.0 V |
| Input Voltage | VIN | -0.3 to VDD +0.3 V |
| Storage Temperature | TS | $-55^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |

This device contains input protection against damage due to high static voltages or electric fields; however, precautions should be taken to avoid application of voltages higher than the maximum rating.

Note: Exceeding these ratings may result in permanent damage. Functional operation under these conditions is not implied.

### 6.2 DC Characteristics TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PLCC, QFP) TA $=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (DIP)

Table 6-2 DC Characteristics

| Symbol |  | $5.0+/-5 \%$ |  | $3.3+/-10 \%$ |  | $3.0+/-5 \%$ |  | $2.5+/-5 \%$ |  | $1.8+/-5 \%$ |  | Unit s |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| VDD | Supply Voltage | 4.75 | 5.25 | 3.0 | 3.6 | 2.85 | 3.15 | 2.37 | 2.63 | 1.71 | 1.89 | V |
| Vih | Input High Voltage (1) BE, DO-D7, RDY, SOB IRQB, NMIB, PHI2, RESB | $\begin{aligned} & \text { VDDx0.7 } \\ & \text { VDD-0.4 } \end{aligned}$ | $\begin{array}{r} \mathrm{VDD}+0.3 \\ \mathrm{VDD}+0.3 \\ \hline \end{array}$ | $\begin{aligned} & \text { VDDx0.7 } \\ & \text { VDD-0.4 } \end{aligned}$ | $\begin{aligned} & \text { VDD }+0 . \\ & 3 \\ & \text { VDD }+0 . \\ & 3 \end{aligned}$ | $\begin{aligned} & \text { VDDx0.7 } \\ & \text { VDD-0.4 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}+0.3 \\ & \mathrm{VDD}+0.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VDDx0.7 } \\ & \text { VDD-0.4 } \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}+0.3 \\ & \mathrm{VDD}+0.3 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VDD×0.7 } \\ & \text { VDD-0.4 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \mathrm{VDD}+0.3 \\ & \mathrm{VDD}+0.3 \\ & \hline \end{aligned}$ | V |
| Vil | Input Low Voltage (1) BE, D0-D7, RDY, SOB, IRQB, NMIB, PHI2, RESB | $\begin{aligned} & \text { VSS-0.3 } \\ & \text { VSS-0.3 } \end{aligned}$ | $\begin{aligned} & \text { VDD } \times 0.3 \\ & \text { VSS }+0.4 \end{aligned}$ | $\begin{aligned} & \text { VSS-0.3 } \\ & \text { VSS-0.3 } \end{aligned}$ | $\begin{aligned} & \text { VDDx0. } \\ & 3 \\ & \text { VSS }+0.4 \end{aligned}$ | $\begin{aligned} & \text { VSS-0.3 } \\ & \text { VSS-0.3 } \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VDDx0.3 } \\ & \text { VSS }+0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VSS-0.3 } \\ & \text { VSS-0.3 } \end{aligned}$ | $\begin{aligned} & \text { VDD×0.3 } \\ & \text { VSS }+0.4 \\ & \hline \end{aligned}$ | $\begin{aligned} & \text { VSS-0.3 } \\ & \text { VSS-0.3 } \end{aligned}$ | $\begin{aligned} & \text { VDDx0.3 } \\ & \text { VSS }+0.1 \\ & \hline \end{aligned}$ | V |
| in | Input Leakage Current (Vin=0.4 to 2.4 , VDD=max) BE, IRQB, NMIB, PHI2, RESB, SOB, RDY | -20 | 20 | -20 | 20 | -20 | 20 | -20 | 20 | -20 | 20 | nA |
| lin | D0-D7 (off state) | -20 | 20 | -20 | 20 | -20 | 20 | -20 | 20 | -20 | 20 | nA |
| Ioh | Output High current (Voh=VDD-.4, VDD=min) A0-A15, D0-D7, MLB, PHI1O, PHI2O, RWB, SYNC, VPB | 700 | - | 350 | - | 300 | - | 200 | - | 100 | - | uA |
| Iol | Output Low current (Vol=0.4, VDD=min) A0-A15, D0-D7, MLB, PHI1O, PHI2O, RDY, RWB, SYNC, VPB | 1.6 | - | 1.6 | - | 1.6 | - | 1.0 | - | 0.5 | - | mA |
| Idd | Supply Current (with Tester Loading) <br> Supply Current (Core) |  | $\begin{aligned} & 1.5 \\ & 0.5 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 0.3 \end{aligned}$ | - | $\begin{aligned} & 1.0 \\ & 0.25 \end{aligned}$ | - | $\begin{aligned} & 0.75 \\ & 0.2 \\ & \hline \end{aligned}$ | - | $\begin{aligned} & 0.5 \\ & 0.15 \\ & \hline \end{aligned}$ | $\begin{gathered} \mathrm{mA} \\ \mathrm{MHz} \end{gathered}$ |
| Isby | Standby Current Outputs Unloaded BE, IRQB, NMIB, PHI2, SOB=VDD | - | 1 | - | 1 | - | 1 | - | 1 | - | 1 | uA |
| Cin Cts | *Capacitance (Vin=0V, TA=25 ${ }^{\circ} \mathrm{C}, \mathrm{f}-1 \mathrm{MHz}$ ) BE, IRQB, NMIB, PHI2, RESB, RDY, SOB A0-A15, D0-D7, RWB <br> *Not inspected during production test; verified on a sample basis. | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | pF |

(1) For high speed tests, Vih and Vil are set for VDD-.2v and VSS+.2V. The input " 1 " and " 0 " thresholds are tested at 1 MHz .


Figure 6-1 Idd vs Vdd


Figure 6-2 F Max vs Vdd

### 6.3 AC Characteristics TA $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PLCC, QFP) $\mathrm{TA}=0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (DIP)

Table 6-3 AC Characteristics

| Symbol | Parameter | $\frac{5.0+/-5 \%}{14 \mathrm{MHz}}$ |  | $\begin{gathered} \hline 3.3+/-10 \% \\ \hline 8 \mathrm{MHz} \end{gathered}$ |  | $\frac{3.0+/-5 \%}{8 \mathrm{MHz}}$ |  | $\frac{2.5+/-5 \%}{4 \mathrm{MHz}}$ |  | $\begin{gathered} \hline \hline 1.8+/-5 \% \\ 2 \mathrm{MHz} \end{gathered}$ |  | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | Min | Max | Min | Max | Min | Max | Min | Max | Min | Max |  |
| VDD | Supply Voltage | 4.75 | 5.25 | 3.0 | 3.6 | 2.85 | 3.15 | $\begin{gathered} \hline \hline 2.37 \\ 5 \end{gathered}$ | 2.675 | $\begin{gathered} 1.7 \\ 1 \end{gathered}$ | 1.89 | V |
| tACC | Access Time | 30 | - | 70 | - | 70 | - | 145 | - | 290 | - | nS |
| tAH | Address Hold Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| tADS | Address Setup Time | - | 30 | - | 40 | - | 40 | - | 75 | - | 150 | nS |
| tBVD | BE to Valid Data (1) | - | 25 | - | 30 | - | 30 | - | 30 | - | 30 | nS |
| CEXT | Capacitive Load (2) | - | 35 | - | 35 | - | 35 | - | 35 | - | 35 | pF |
| tPWH | Clock Pulse Width High | 35 | - | 62 | - | 62 | - | 125 | - | 250 | - | nS |
| tPWL | Clock Pulse Width Low | 35 | - | 63 | - | 63 | - | 125 | - | 250 | - | nS |
| tCYC | Cycle Time (3) | 70 | - | 125 | - | 125 | - | 250 | - | 500 | - | nS |
| tF,tR | Fall Time, Rise Time | - | 5 | - | 5 | - | 5 | - | 5 | - | 5 | nS |
| tPCH | Processor Control Hold Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| tPCS | Processor Control Setup Time | 10 | - | 15 | - | 15 | - | 30 | - | 60 | - | nS |
| tDHR | Read Data Hold Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | nS |
| tDSR | Read Data Setup Time | 10 | - | 15 | - | 15 | - | 30 | - | 60 | - | nS |
| tMDS | Write Data Delay Time | - | 25 | - | 40 | - | 40 | - | 70 | - | 140 | nS |
| tDHW | Write Data Hold Time | 10 | - | 10 | - | 10 | - | 10 | - | 10 | - | nS |

1. BE to High Impedance State is not testable but should be the same amount of time as BE to Valid Data
2. ATE or loading on all outputs
3. Since this is a static design, the maximum cycle time could be infinite.


Figure 6-3 General Timing Diagram

Timing Notes:

1. Timing measurement points are $50 \%$ VDD.
2. PHI 1 O and $\mathrm{PHI2O}$ clock delay from PHI 2 is no longer specified or tested and WDC recommends using an oscillator for system time base and PHI2 processor input clock.

Table 6-4 Operation, Operation Codes and Status Register

| $\begin{aligned} & 0 \\ & \underline{E} \\ & \text { O } \\ & \frac{1}{E} \\ & \frac{D}{\Sigma} \\ & \hline \end{aligned}$ | Operation <br> \# Immediate Data <br> ~ NOT <br> $\rightarrow$ AND <br> v OR <br> * Exclusive OR | ๘ | $\begin{aligned} & \overline{\times} \\ & \underset{\text { © }}{ } \end{aligned}$ | ¢ | 入入 | ๔ | $<$ | \# | - | - | $\omega$ | 안 | $\begin{aligned} & \times \times \\ & \stackrel{N}{X} \end{aligned}$ | $\begin{aligned} & \stackrel{\times}{2} \\ & \stackrel{1}{N} \end{aligned}$ | $\frac{\stackrel{\rightharpoonup}{N}}{N}$ | 츷 | $\frac{\lambda}{\hat{\lambda}}$ | Processor Status Register (P) *User Defined |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | N | v | 1 | 1 | D | 1 | z | C |
| ADC | $\mathrm{A}+\mathrm{M}+\mathrm{C} \rightarrow \mathrm{A}$ | 6D |  | 7D | 79 |  |  | 69 |  |  |  | 65 | 61 | 75 |  | 72 | 71 | N | V |  |  |  |  | Z | C |
| AND | $A^{\wedge} \mathrm{M} \rightarrow \mathrm{A}$ | 2D |  | 3D | 39 |  |  | 29 |  |  |  | 25 | 21 | 35 |  | 32 | 31 | N | . | . | . |  | . | z | . |
| ASL | $\mathrm{C} \leftarrow 76543210 \leftarrow 0$ | OE |  | 1E |  |  | 0A |  |  |  |  | 06 |  | 16 |  |  |  | N | . | . | . | . | . | Z | C |
| BBR0 | Branch on bit 0 reset |  |  |  |  |  |  |  |  | OF |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| BBR1 | Branch on bit 1 reset |  |  |  |  |  |  |  |  | 1F |  |  |  |  |  |  |  | . | . |  | . |  | . |  |  |
| BBR2 | Branch on bit 2 reset |  |  |  |  |  |  |  |  | 2F |  |  |  |  |  |  |  | . | . |  | . |  | . |  |  |
| BBR3 | Branch on bit 3 reset |  |  |  |  |  |  |  |  | 3F |  |  |  |  |  |  |  | . | . |  |  |  | - |  |  |
| BBR4 | Branch on bit 4 reset |  |  |  |  |  |  |  |  | 4F |  |  |  |  |  |  |  | . | . | . | . | . | . | . |  |
| BBR5 | Branch on bit 5 reset |  |  |  |  |  |  |  |  | 5F |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| BBR6 | Branch on bit 6 reset |  |  |  |  |  |  |  |  | 6F |  |  |  |  |  |  |  | . | . |  | . |  | . | . |  |
| BBR7 | Branch on bit 7 reset |  |  |  |  |  |  |  |  | 7F |  |  |  |  |  |  |  | . | . |  | - |  | . | - |  |
| BBS0 | Branch on bit 0 set |  |  |  |  |  |  |  |  | 8F |  |  |  |  |  |  |  | . | . | . | . |  | . | . | . |
| BBS1 | Branch on bit 1 set |  |  |  |  |  |  |  |  | 9F |  |  |  |  |  |  |  | . | - | $\cdot$ | - | . | - | . |  |
| BBS2 | Branch on bit 2 set |  |  |  |  |  |  |  |  | AF |  |  |  |  |  |  |  | . | . | . | - | . | . | . | . |
| BBS3 | Branch on bit 3 set |  |  |  |  |  |  |  |  | BF |  |  |  |  |  |  |  | . | . | . | . |  | . | . | . |
| BBS4 | Branch on bit 4 set |  |  |  |  |  |  |  |  | CF |  |  |  |  |  |  |  | . | . |  | - |  | . | . |  |
| BBS5 | Branch on bit 5 set |  |  |  |  |  |  |  |  | DF |  |  |  |  |  |  |  | . | . | . | . |  | . | . | . |
| BBS6 | Branch on bit 6 set |  |  |  |  |  |  |  |  | EF |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| BBS7 | Branch on bit 7 set |  |  |  |  |  |  |  |  | FF |  |  |  |  |  |  |  | . | . | . | . | . | . | . |  |
| BCC | Branch C $=0$ |  |  |  |  |  |  |  |  | 90 |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| BCS | Branch if $\mathrm{C}=1$ |  |  |  |  |  |  |  |  | B0 |  |  |  |  |  |  |  | . | . |  | . | . | . | . |  |
| BEQ | Branch if $\mathrm{Z}=1$ |  |  |  |  |  |  |  |  | F0 |  |  |  |  |  |  |  | . |  | . | - | - | . | . | . |
| BIT | $A^{\wedge}$ ^ $M$ | 2 C |  | 3 C |  |  |  | 89 |  |  |  | 24 |  | 34 |  |  |  | $M_{7}$ | M ${ }_{6}$ |  | . | . | z |  | . |
| BMI | Branch if $\mathrm{N}=0$ |  |  |  |  |  |  |  |  | 30 |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| BNE | Branch if $\mathrm{Z}=0$ |  |  |  |  |  |  |  |  | D0 |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| BPL | Branch if $\mathrm{N}=0$ |  |  |  |  |  |  |  |  | 10 |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| BRA | Branch Always |  |  |  |  |  |  |  |  | 80 |  |  |  |  |  |  |  | . | . | . | . | . | . | . |  |
| BRK | Break |  |  |  |  |  |  |  |  |  | 00 |  |  |  |  |  |  | . | . | . | 1 | 0 | 1 | . |  |
| BVC | Branch if $\mathrm{V}=0$ |  |  |  |  |  |  |  |  | 50 |  |  |  |  |  |  |  | . | . | . | . | - | . | . | . |
| BVS | Branch if $\mathrm{V}=1$ |  |  |  |  |  |  |  |  | 70 |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |
| CLC | $\mathrm{C} \rightarrow 0$ |  |  |  |  |  |  |  | 18 |  |  |  |  |  |  |  |  | . | . | . | . |  | . | . | 0 |
| CLD | $0 \rightarrow$ D |  |  |  |  |  |  |  | D8 |  |  |  |  |  |  |  |  | . |  |  | . | 0 | . | - | . |
| CLI | $0 \rightarrow 1$ |  |  |  |  |  |  |  | 58 |  |  |  |  |  |  |  |  | . | . |  | . |  | 0 |  |  |
| CLV | $0 \rightarrow \mathrm{~V}$ |  |  |  |  |  |  |  | B8 |  |  |  |  |  |  |  |  | . | 0 | . | . | . | . | $\cdot$ | . |
| CMP | A-M | $C D$ |  | DD | D9 |  |  | C9 |  |  |  | C5 | C1 | D5 |  | D2 | D1 | N | . | . | . | . | . | z | C |
| CPX | X-M | EC |  |  |  |  |  | E0 |  |  |  | E4 |  |  |  |  |  | N | . | . | . | . | . | Z | C |
| CPY | Y-M | CC |  |  |  |  |  | C0 |  |  |  | C4 |  |  |  |  |  | N | . | . | . |  | . | Z | C |
| DEC | Decrement | CE |  | DE |  |  | 3A |  |  |  |  | C6 |  | D6 |  |  |  | N | . | . | . | . | . | z | . |
| DEX | $\mathrm{X}-1 \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  | CA |  |  |  |  |  |  |  |  | N | . |  | . | . | . | Z | . |
| DEY | $\mathrm{Y}-1 \rightarrow \mathrm{Y}$ |  |  |  |  |  |  |  | 88 |  |  |  |  |  |  |  |  | N | . | . | . | . | . | Z | . |
| EOR | $A \vee M \rightarrow A$ | 4D |  | 5D | 59 |  |  | 49 |  |  |  | 45 | 41 | 55 |  | 52 | 51 | N | . | . | . | . | . | Z | . |
| INC | Increments | EE |  | FE |  |  | 1A |  |  |  |  | E6 |  | F6 |  |  |  | N | . | . | . | . | . | z | . |
| INX | $\mathrm{X}+1 \rightarrow \mathrm{X}$ |  |  |  |  |  |  |  | E8 |  |  |  |  |  |  |  |  | N | . | . | . | . | . | Z | . |
| INY | $\mathrm{Y}+1 \rightarrow \mathrm{Y}$ |  |  |  |  |  |  |  | C8 |  |  |  |  |  |  |  |  | N | . | . | . | . | . | z | . |
| JMP | Jump to new location | 4 C | 7 C |  |  | 6 C |  |  |  |  |  |  |  |  |  |  |  | . | . | . | . | . | . | . | . |

The Western Design Center, Inc.
Wб5C02S Datasheet


|  | Operation <br> \# Immediate Data <br> ~ NOT <br> ${ }^{\wedge}$ AND <br> v OR <br> xv Exclusive OR | ๘ | $\begin{aligned} & \underset{\text { © }}{x} \\ & \text { © } \end{aligned}$ | $\underset{\text { ๙ }}{ }$ | 入ิ | ๔ | < | \# | - | - | $\infty$ | 응 |  | $\stackrel{\times}{\mathrm{N}}$ | - | ㄲN | $\frac{\lambda}{\hat{N}}$ | Processor Status Register (P) *User Defined |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | N | V | 1 | 1 | D | I | Z | C |
| JSR <br> LDA <br> LDX | Jump to Subroutine $\begin{aligned} & M \rightarrow A \\ & M \rightarrow X \end{aligned}$ | 20 <br> AD <br> AE |  | BD | $\begin{aligned} & \mathrm{B} 9 \\ & \mathrm{BE} \end{aligned}$ |  |  | $\begin{aligned} & \text { A9 } \\ & \text { A2 } \end{aligned}$ |  |  |  | $\begin{aligned} & \text { A5 } \\ & \text { A6 } \end{aligned}$ | A1 | B5 | B6 | B2 | B1 | N $N$ | . . | . | . . | . | . | $z$ $z$ $z$ | . |
| LDY <br> LSR <br> NOP | $\begin{aligned} & \mathrm{M} \rightarrow \mathrm{Y} \\ & 0 \rightarrow 76543210 \rightarrow \mathrm{C} \end{aligned}$ <br> No Operation | $\begin{aligned} & \mathrm{AC} \\ & 4 \mathrm{E} \end{aligned}$ |  | $\begin{aligned} & \mathrm{BC} \\ & 5 \mathrm{E} \end{aligned}$ |  |  | 4A | A0 | EA |  |  | $\begin{aligned} & \text { A4 } \\ & 46 \end{aligned}$ |  | $\begin{aligned} & \text { B4 } \\ & 56 \end{aligned}$ |  |  |  | $\begin{aligned} & \mathrm{N} \\ & 0 \end{aligned}$ | . . |  | . . | . . | - | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ | c |
| ORA <br> PHA <br> PHP | $\begin{aligned} & \mathrm{A} \vee \mathrm{M} \rightarrow \mathrm{~A} \\ & \mathrm{~A} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \mathrm{P} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \end{aligned}$ | OD |  | 1D | 19 |  |  | 09 |  |  | $\begin{aligned} & 48 \\ & 08 \end{aligned}$ | 05 | 01 | 15 |  | 12 | 11 | $\mathrm{N}$ | . . |  |  |  |  | z | . . |
| $\begin{aligned} & \text { PHX } \\ & \text { PHY } \\ & \text { PLA } \end{aligned}$ | $\begin{aligned} & \mathrm{X} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \mathrm{Y} \rightarrow \mathrm{Ms}, \mathrm{~S}-1 \rightarrow \mathrm{~S} \\ & \mathrm{~S}+\mathrm{P} \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{~A} \end{aligned}$ |  |  |  |  |  |  |  |  |  | DA <br> 5A <br> 68 |  |  |  |  |  |  | N | . . |  |  | . . |  | Z | . . |
| $\begin{aligned} & \text { PLP } \\ & \text { PLX } \\ & \text { PLY } \end{aligned}$ | $\begin{aligned} & \mathrm{S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{P} \\ & \mathrm{~S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{X} \\ & \mathrm{~S}+1 \rightarrow \mathrm{~S}, \mathrm{Ms} \rightarrow \mathrm{Y} \end{aligned}$ |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 28 \\ & \mathrm{FA} \\ & 7 \mathrm{~A} \end{aligned}$ |  |  |  |  |  |  | N $N$ | V . | . | $1$ | D . . | I | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} \end{aligned}$ | C . |
| RMBO <br> RMB1 <br> RMB2 | Reset Memory Bit 0 <br> Reset Memory Bit 1 <br> Reset Memory Bit 2 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 07 \\ & 17 \\ & 27 \end{aligned}$ |  |  |  |  |  | . . | . . |  |  | . . |  |  |  |
| RMB3 <br> RMB4 <br> RMB5 | Reset Memory Bit 3 Reset Memory Bit 4 Reset Memory Bit 5 |  |  |  |  |  |  |  |  |  |  | $\begin{aligned} & 37 \\ & 47 \\ & 57 \end{aligned}$ |  |  |  |  |  | $\cdots$ | . . |  |  | . . |  |  | . |
| RMB6 <br> RMB7 <br> ROL | Reset Memory Bit 6 <br> Reset Memory Bit 7 $\mathrm{C} \leftarrow 76543210 \leftarrow \mathrm{C}$ | 2E |  | 3E |  |  | 2A |  |  |  |  | $\begin{aligned} & 67 \\ & 77 \\ & 26 \end{aligned}$ |  | 36 |  |  |  | N | . . |  | . . | . . | - | Z | C |
| ROR <br> RTI <br> RTS | $\mathrm{C} \rightarrow 76543210 \rightarrow \mathrm{C}$ <br> Return from Interrupt <br> Return from Subroutine | 6E |  | 7E |  |  | 6A |  |  |  | $\begin{aligned} & 40 \\ & 60 \end{aligned}$ | 66 |  | 76 |  |  |  | N $N$ | v |  | 1. | D . | I | Z Z | C C |
| SBC <br> SEC <br> SED | $\begin{aligned} & A-M-(\sim C) \rightarrow A \\ & 1 \rightarrow C \\ & 1 \rightarrow D \end{aligned}$ | ED |  | FD | F9 |  |  | E9 | $\begin{aligned} & 38 \\ & \text { F8 } \end{aligned}$ |  |  | E5 | E1 | F5 |  | F2 | F1 | $\mathrm{N}$ | $\mathrm{v}$ |  |  | $1$ |  | Z | C |
| SEI | $1 \rightarrow 1$ |  |  |  |  |  |  |  | 78 |  |  |  |  |  |  |  |  | . | . | . | . | . | 1 | . | . |
| SMB0 | Set Memory Bit 0 |  |  |  |  |  |  |  |  |  |  | 87 |  |  |  |  |  | . | . | . | . | . | . | . | . |
| SMB1 | Set Memory Bit 1 |  |  |  |  |  |  |  |  |  |  | 97 |  |  |  |  |  | . | . | . | . | . | . | . | . |
| SMB2 | Set Memory Bit 2 |  |  |  |  |  |  |  |  |  |  | A7 |  |  |  |  |  | . | . | . | . | . | - | . | . |
| SMB3 | Set Memory Bit 3 |  |  |  |  |  |  |  |  |  |  | B7 |  |  |  |  |  |  | . | . | . | . | . | . | . |
| SMB4 | Set Memory Bit 4 |  |  |  |  |  |  |  |  |  |  | C7 |  |  |  |  |  | . | . | . | . | . | . | . | . |
| SMB5 | Set Memory Bit 5 |  |  |  |  |  |  |  |  |  |  | D7 |  |  |  |  |  | . | . | $\cdot$ | . | . | . | . | . |
| SMB6 | Set Memory Bit 6 |  |  |  |  |  |  |  |  |  |  | E7 |  |  |  |  |  | . | . | $\cdot$ | . | . | - | . | . |
| SMB7 | Set Memory Bit 7 |  |  |  |  |  |  |  |  |  |  | F7 |  |  |  |  |  | . | . | . | . | . | . | . | . |
| STA | $\mathrm{A} \rightarrow \mathrm{M}$ | 8D |  | 9 D | 99 |  |  |  |  |  |  | 85 | 81 | 95 |  | 92 | 91 | . | . | . | - | . | . | - | $\cdot$ |
| STP | STOP ( $1 \rightarrow$ PHI2) |  |  |  |  |  |  |  | DB |  |  |  |  |  |  |  |  | . | . | $\cdot$ | . | . | . | . | . |
| STX | $\mathrm{X} \rightarrow \mathrm{M}$ | 8E |  |  |  |  |  |  |  |  |  | 86 |  |  | 96 |  |  | . | . | . | . | . | . | . |  |


|  | Operation <br> \# Immediate Data <br> ~ NOT <br> $\wedge$ AND <br> v OR <br> xv Exclusive OR | ๘ | $\begin{aligned} & \text { 区 } \\ & \text { © } \end{aligned}$ | $\underset{\sim}{\chi}$ | 入ิ | ๔ | < | \# | - | - | $\infty$ | N | $\begin{aligned} & \text { X } \\ & \text { Non } \end{aligned}$ | $\begin{aligned} & \times \underset{\sim}{\mathrm{N}} \end{aligned}$ | $\stackrel{\underset{N}{N}}{ }$ | \% | $\frac{\underset{\mathrm{N}}{\mathrm{~N}}}{}$ | Processor Status Register (P) *User Defined |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|  |  | 1 | 2 | 3 | 4 | 5 | 6 | 7 | 8 | 9 | 10 | 11 | 12 | 13 | 14 | 15 | 16 | N | V | 1 | 1 | D | 1 | Z | C |
| $\begin{aligned} & \hline \text { STY } \\ & \text { STZ } \\ & \text { TAX } \end{aligned}$ | $\begin{aligned} & \mathrm{Y} \rightarrow \mathrm{M} \\ & 00 \rightarrow \mathrm{M} \\ & \mathrm{~A} \rightarrow \mathrm{X} \end{aligned}$ | $\begin{aligned} & 8 \mathrm{C} \\ & 9 \mathrm{C} \end{aligned}$ |  | 9E |  |  |  |  | AA |  |  | $\begin{aligned} & 84 \\ & 64 \end{aligned}$ |  | $\begin{aligned} & 94 \\ & 74 \end{aligned}$ |  |  |  | N | . . | . . |  | . . |  | Z | . . |
| $\begin{aligned} & \hline \text { TAY } \\ & \text { TRB } \\ & \text { TSB } \end{aligned}$ | $\begin{aligned} & M \rightarrow X \\ & \sim A \wedge M \rightarrow M \\ & A \vee M \rightarrow M \end{aligned}$ | $\begin{aligned} & \text { IC } \\ & \text { OC } \end{aligned}$ |  | $\begin{aligned} & \mathrm{BC} \\ & 5 \mathrm{E} \end{aligned}$ |  |  |  |  | AB |  |  | $\begin{aligned} & 14 \\ & 04 \end{aligned}$ |  |  |  |  |  | N . | . . | . . |  | - | . | $\begin{aligned} & \mathrm{z} \\ & \mathrm{z} \\ & \mathrm{z} . \end{aligned}$ | . . |
| $\begin{aligned} & \text { TSX } \\ & \text { TXA } \\ & \text { TXS } \end{aligned}$ | $\begin{aligned} & \mathrm{S} \rightarrow \mathrm{X} \\ & \mathrm{X} \rightarrow \mathrm{~A} \\ & \mathrm{X} \rightarrow \mathrm{~S} \end{aligned}$ |  |  | 1D |  |  |  |  | $\begin{aligned} & \mathrm{BA} \\ & 8 \mathrm{~A} \\ & 9 \mathrm{~A} \end{aligned}$ |  |  |  |  |  |  |  |  | N N | . . | . . | . . | . | $\cdots$ | z Z. | . |
| $\begin{aligned} & \hline \text { TYA } \\ & \text { WAI } \end{aligned}$ | $\begin{aligned} & \mathrm{Y} \rightarrow \mathrm{~A} \\ & 0 \rightarrow \mathrm{RDY} \end{aligned}$ |  |  |  |  |  |  |  | $\begin{aligned} & 98 \\ & \mathrm{CB} \end{aligned}$ |  |  |  |  |  |  |  |  | N | . | . | $\cdot$ | $\cdot$ | . | z | . |

## 7 CAVEATS

## Table 7-1 Microprocessor Operational Enhancements

| Function | NMOS 6502 | W65C02S |
| :---: | :---: | :---: |
| Indexed addressing across page boundary | Extra read of invalid address. | Extra read of last instruction byte. |
| Execution of invalid OpCodes. | Some terminate only by reset. Results are undefined. | All are NOP's (reserved for future use).   <br> OpCode Bytes Cycles <br> 02,22,42,62,82 2 2 <br> C2, E2   <br> X3,OB-BB,EB,FB 11  <br> 44 2 3 <br> 54,D4,F4 2 4 <br> 5C 3 8 <br> DC,FC 3 4 |
| Jump indirect, operand = XXFF. | Page address does not increment. | Page address increments, one additional cycle. |
| Read/Modify/Write instruction at effective address. | One read and two write cycles. | Two read and one write cycle. |
| Decimal flag. | Indeterminate after reset. | Initialized to binary mode ( $\mathrm{D}=0$ ) after reset and interrupts. |
| Flags after decimal operation. | Invalid $\mathrm{N}, \mathrm{V}$ and Z flags. | Valid flags. One additional cycle. |
| Interrupt after fetch of BRK instruction | Interrupt vector is loaded; BRK vector is ignored. | BRK is executed, and then interrupt is executed. |
| Ready. | Input. | Bi-directional, WAI instruction pulls low. <br> Latest TSMC devices no longer have an internal pull up. An external pullup should be used if RDY is not driven and a resistor added when driven by a gate to allow for the W65C02S to pull RDY low. |
| Read/Modify/Write instructions absolute indexed in same page. | Seven cycles. | Six cycles. |
| Oscillator. | Requires external active components. | Crystal or RC network will oscillate when connected between PHI2 and PHI10. |
| Assertion of Ready (RDY) during write operations. | Ignored. | Stops processor during PHI2, and WAI instruction pulls RDY low. |
| Clock inputs. | PHI2 is the only required clock. | PHI2 is the only required clock. |
| Unused input-only pins and RDY. | Must be tied to VDD. | Must be tied to VDD. |

The BRK instruction for both the NMOS 6502 and 65 C 02 is a 2 byte instruction. The NMOS and CMOS devices simply skips the second byte (i.e. doesn't care about the second byte) by incrementing the program counter twice. It is important to realize that if a return from interrupt is used it will return to the location after the second or signature byte.

## 8 HARD CORE MODEL

### 8.1 Features of the W65C02S Hard Core Model

- The W65C02S core uses the same instruction set as the W65C02S.
- The only functional difference between the W65C02S and W65C02S core is the RDY pin. The W65C02S RDY pin is bi-directional. The W65C02S core RDY function is split into 3 pins, RDY, WAITN and WAITP. The WAITN output goes low and WAITP goes high when a WAI instruction is executed.
- The ESD and latch-up buffers have been removed.
- The output from the core is the buffer N -channel and the P -channel transistor drivers.
- The following inputs, if not used, must be pulled to the high state: RDY, IRQB, NMIB, BE and SOB.
- The timing of the W65C02S core is the same as the W65C02S.


## 9 SOFT CORE RTL MODEL

### 9.1 W65C02 Synthesizable RTL-Code in Verilog HDL

The RTL-Code (Register Transfer Level) in Verilog is a synthesizable model. The behavior of this model is equivalent to the original W65C02S hardcore. The W65C02 RTL-Code is available as the core model and the W65C02S standard chip model. The standard chip model includes the soft-core and the buffer ring in RTL-Code.

## 10 ORDERING INFORMATION

| Example: W65C02S6TPLG-14 |  |
| :---: | :---: |
| Description <br> W65C = standard product | W65C |
| Product Identification Number | 02S |
| Foundry Process <br> 6=.6u 1P/2M CMOS Process <br> T= TSMC Foundry | $6 T$ |
| Package <br> $\mathrm{P}=$ Plastic Dual-In-Line, 40 pins <br> PL = Plastic Leaded Chip Carrier, 44 pins <br> Q = Quad Flat Pack, 44 pins | PL |
| RoHS/Green Compliance <br> $\mathrm{G}=\mathrm{RoHS} /$ Green Compliant (Wafer and Packaging) | G |
| Temperature/Processing <br> Blank $=-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ (PLCC and QFP) $0^{\circ} \mathrm{C}$ to $70^{\circ} \mathrm{C}$ (DIP) |  |
| Speed Designator $-14=14 \mathrm{MHz}$ | -14 |

To receive general sales or technical support on standard product or information about our module library licenses, contact us at:

The Western Design Center, Inc. 2166 East Brown Road
Mesa, Arizona 85213 USA
Phone: 480-962-4545 Fax: 480-835-6442
Info@WesternDesignCenter.com
www.WDC65xx.com
www.WesternDesignCenter.com

## WARNING: MOS CIRCUITS ARE SUBJECT TO DAMAGE FROM STATIC DISCHARGE

Internal static discharge circuits are provided to minimize part damage due to environmental static electrical charge build-ups. Industry established recommendations for handling MOS circuits include:

1. Ship and store product in conductive shipping tubes or conductive foam plastic. Never ship or store product in non-conductive plastic containers or non-conductive plastic foam material.
2. Handle MOS parts only at conductive work stations.
3. Ground all assembly and repair tools.


# Mouser Electronics 

Authorized Distributor

Click to View Pricing, Inventory, Delivery \& Lifecycle Information:

Western Design Center (WDC):
W65C02S6TPG-14 W65C02S6TPLG-14 W65C02S6TQG-14

