A newer version of this product is available

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
TMUX1111 ACTIVE 3-pA on-state leakage current, 5-V, 1:1 (SPST), 4-channel precision switch (4 active low) Lower current leakage and supply

Product details

Configuration 1:1 SPST Number of channels 4 Power supply voltage - single (V) 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 21 CON (typ) (pF) 5.5 ON-state leakage current (max) (µA) 1 Supply current (typ) (µA) 1 Bandwidth (MHz) 50 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 28 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
Configuration 1:1 SPST Number of channels 4 Power supply voltage - single (V) 2.5, 3.3, 5 Protocols Analog Ron (typ) (Ω) 21 CON (typ) (pF) 5.5 ON-state leakage current (max) (µA) 1 Supply current (typ) (µA) 1 Bandwidth (MHz) 50 Operating temperature range (°C) -40 to 85 Input/output continuous current (max) (mA) 28 Rating Catalog Drain supply voltage (max) (V) 5.5 Supply voltage (max) (V) 5.5
PDIP (N) 14 181.42 mm² 19.3 x 9.4 SOIC (D) 14 51.9 mm² 8.65 x 6 SOP (NS) 14 79.56 mm² 10.2 x 7.8 SSOP (DB) 14 48.36 mm² 6.2 x 7.8 TSSOP (PW) 14 32 mm² 5 x 6.4 TVSOP (DGV) 14 23.04 mm² 3.6 x 6.4 VQFN (RGY) 14 12.25 mm² 3.5 x 3.5
  • 1.65V to 5.5V VCC operation
  • Support mixed-mode voltage operation on all ports
  • High on-off output-voltage ratio
  • Low crosstalk between switches
  • Individual switch controls
  • Extremely low input current
  • ESD protection exceeds JESD 22:
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 750-V Charged-Device Model (C101)
  • 1.65V to 5.5V VCC operation
  • Support mixed-mode voltage operation on all ports
  • High on-off output-voltage ratio
  • Low crosstalk between switches
  • Individual switch controls
  • Extremely low input current
  • ESD protection exceeds JESD 22:
    • 2000-V Human-Body Model (A114-A)
    • 200-V Machine Model (A115-A)
    • 750-V Charged-Device Model (C101)

This quadruple silicon-gate CMOS analog switch is designed for 1.65V to 5.5V VCC operation.

These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

This quadruple silicon-gate CMOS analog switch is designed for 1.65V to 5.5V VCC operation.

These switches are designed to handle both analog and digital signals. Each switch permits signals with amplitudes up to 5.5V (peak) to be transmitted in either direction.

Each switch section has its own enable-input control (C). A high-level voltage applied to C turns on the associated switch section.

Applications include signal gating, chopping, modulation or demodulation (modem), and signal multiplexing for analog-to-digital and digital-to-analog conversion systems.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 3
Type Title Date
* Data sheet SN74LV4066A Quadruple Bilateral Analog Switches datasheet (Rev. J) PDF | HTML 20 Feb 2024
Application note Selecting the Correct Texas Instruments Signal Switch (Rev. E) PDF | HTML 02 Jun 2022
Application note Multiplexers and Signal Switches Glossary (Rev. B) PDF | HTML 01 Dec 2021

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Interface adapter

LEADED-ADAPTER1 — Surface mount to DIP header adapter for quick testing of TI's 5, 8, 10, 16 & 24-pin leaded packages

The EVM-LEADED1 board allows for quick testing and bread boarding of TI's common leaded packages.  The board has footprints to convert TI's D, DBQ, DCT,DCU, DDF, DGS, DGV, and PW surface mount packages to 100mil DIP headers.     

User guide: PDF
Not available on TI.com
Simulation model

SN74LV4066A IBIS Model

SCLM096.ZIP (41 KB) - IBIS Model
Package Pins Download
PDIP (N) 14 View options
SOIC (D) 14 View options
SOP (NS) 14 View options
SSOP (DB) 14 View options
TSSOP (PW) 14 View options
TVSOP (DGV) 14 View options
VQFN (RGY) 14 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos