Product details

Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 3 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.25 BW at Acl (MHz) 2000 Acl, min spec gain (V/V) 2 Slew rate (typ) (V/µs) 6600 Architecture Bipolar, Fully Differential ADC Driver Vn at flatband (typ) (nV√Hz) 1.9 Iq per channel (typ) (mA) 37.7 Rail-to-rail No Vos (offset voltage at 25°C) (max) (mV) 4 Operating temperature range (°C) -40 to 125 Iout (typ) (mA) 96 TI functional safety category Functional Safety-Capable 2nd harmonic (dBc) 104 3rd harmonic (dBc) 108 Frequency of harmonic distortion measurement (MHz) 10 GBW (typ) (MHz) 3000 Input bias current (max) (pA) 18500000 Features Decompensated, Shutdown CMRR (typ) (dB) 90 Rating Automotive
Number of channels 1 Total supply voltage (+5 V = 5, ±5 V = 10) (min) (V) 3 Total supply voltage (+5 V = 5, ±5 V = 10) (max) (V) 5.25 BW at Acl (MHz) 2000 Acl, min spec gain (V/V) 2 Slew rate (typ) (V/µs) 6600 Architecture Bipolar, Fully Differential ADC Driver Vn at flatband (typ) (nV√Hz) 1.9 Iq per channel (typ) (mA) 37.7 Rail-to-rail No Vos (offset voltage at 25°C) (max) (mV) 4 Operating temperature range (°C) -40 to 125 Iout (typ) (mA) 96 TI functional safety category Functional Safety-Capable 2nd harmonic (dBc) 104 3rd harmonic (dBc) 108 Frequency of harmonic distortion measurement (MHz) 10 GBW (typ) (MHz) 3000 Input bias current (max) (pA) 18500000 Features Decompensated, Shutdown CMRR (typ) (dB) 90 Rating Automotive
VQFN (RGT) 16 9 mm² 3 x 3
  • Qualified for Automotive Applications
  • Fully Differential Architecture
  • Centered Input Common-Mode Range
  • Minimum Gain of 2 V/V (6 dB)
  • Bandwidth: 1900 MHz
  • Slew Rate: 6600 V/µs
  • 1% Settling Time: 2 ns
  • HD2: –75 dBc at 100 MHz
  • HD3: –80 dBc at 100 MHz
  • OIP2: 73 dBm at 70 MHz
  • OIP3: 37 dBm at 70 MHz
  • Input Voltage Noise: 1.9 nV/√Hz (f > 10 MHz)
  • Noise Figure: 17.1 dB
  • Output Common-Mode Control
  • Power Supply:
    • Voltage: 3 V (±1.5 V) to 5 V (±2.5 V)
    • Current: 37.7 mA
  • Power-Down Capability: 0.65 mA
  • Qualified for Automotive Applications
  • Fully Differential Architecture
  • Centered Input Common-Mode Range
  • Minimum Gain of 2 V/V (6 dB)
  • Bandwidth: 1900 MHz
  • Slew Rate: 6600 V/µs
  • 1% Settling Time: 2 ns
  • HD2: –75 dBc at 100 MHz
  • HD3: –80 dBc at 100 MHz
  • OIP2: 73 dBm at 70 MHz
  • OIP3: 37 dBm at 70 MHz
  • Input Voltage Noise: 1.9 nV/√Hz (f > 10 MHz)
  • Noise Figure: 17.1 dB
  • Output Common-Mode Control
  • Power Supply:
    • Voltage: 3 V (±1.5 V) to 5 V (±2.5 V)
    • Current: 37.7 mA
  • Power-Down Capability: 0.65 mA

The THS4509-Q1 is a wideband, fully differential operational amplifier designed for 5-V data-acquisition systems. It has very low noise at 1.9 nV/√Hz, and extremely low harmonic distortion of –75-dBc HD2 and –80-dBc HD3 at 100 MHz with 2 Vpp, G = 10 dB, and 1-kΩ load. Slew rate is very high at 6600 V/µs and with settling time of 2 ns to 1% (2-V step), it is ideal for pulsed applications. It is designed for minimum gain of 6 dB but is optimized for gain of 10 dB.

To allow for dc coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typical) from the set voltage, when set within 0.5 V of mid-supply, with less than 4-mV differential offset voltage. The common-mode set point is set to mid-supply by internal circuitry, which may be overdriven from an external source.

The input and output are optimized for best performance with their common-mode voltages set to mid-supply. Along with high-performance at low power-supply voltage, this makes for extremely high-performance single-supply 5-V data-acquisition systems.

The THS4509-Q1 is offered in a quad 16-pin leadless QFN package (RGT) and is characterized for operation over the full automotive temperature range from –40°C to 125°C.

The THS4509-Q1 is a wideband, fully differential operational amplifier designed for 5-V data-acquisition systems. It has very low noise at 1.9 nV/√Hz, and extremely low harmonic distortion of –75-dBc HD2 and –80-dBc HD3 at 100 MHz with 2 Vpp, G = 10 dB, and 1-kΩ load. Slew rate is very high at 6600 V/µs and with settling time of 2 ns to 1% (2-V step), it is ideal for pulsed applications. It is designed for minimum gain of 6 dB but is optimized for gain of 10 dB.

To allow for dc coupling to analog-to-digital converters (ADCs), its unique output common-mode control circuit maintains the output common-mode voltage within 3-mV offset (typical) from the set voltage, when set within 0.5 V of mid-supply, with less than 4-mV differential offset voltage. The common-mode set point is set to mid-supply by internal circuitry, which may be overdriven from an external source.

The input and output are optimized for best performance with their common-mode voltages set to mid-supply. Along with high-performance at low power-supply voltage, this makes for extremely high-performance single-supply 5-V data-acquisition systems.

The THS4509-Q1 is offered in a quad 16-pin leadless QFN package (RGT) and is characterized for operation over the full automotive temperature range from –40°C to 125°C.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet THS4509-Q1 Wideband Low-Noise Low-Distortion Fully Differential Amplifier datasheet (Rev. A) PDF | HTML 30 Nov 2015
Functional safety information THS4509-Q1 Functional Safety, FIT Rate, Failure Mode Distribution and Pin FMA PDF | HTML 20 Sep 2021
E-book The Signal e-book: A compendium of blog posts on op amp design topics 28 Mar 2017
Application note Noise Analysis for High Speed Op Amps (Rev. A) 17 Jan 2005

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

THS4509 PSpice Model (Rev. D)

SLOC050D.ZIP (55 KB) - PSpice Model
Simulation model

THS4509 TINA-TI Reference Design (Rev. B)

SLOM152B.TSC (53 KB) - TINA-TI Reference Design
Simulation model

THS4509 TINA-TI Spice Model (Rev. A)

SLOM151A.ZIP (5 KB) - TINA-TI Spice Model
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Package Pins Download
VQFN (RGT) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos