LM25115

ACTIVE

42V, Secondary Side Post Regulator/Synchronous Buck Controller

Product details

Vin (min) (V) 4.5 Vin (max) (V) 42 Operating temperature range (°C) -40 to 125 Control mode Voltage mode, current mode Rating Catalog Vout (min) (V) 0.75 Vout (max) (V) 13.5 Duty cycle (max) (%) 85
Vin (min) (V) 4.5 Vin (max) (V) 42 Operating temperature range (°C) -40 to 125 Control mode Voltage mode, current mode Rating Catalog Vout (min) (V) 0.75 Vout (max) (V) 13.5 Duty cycle (max) (%) 85
TSSOP (PW) 16 32 mm² 5 x 6.4 WSON (NHQ) 16 25 mm² 5 x 5
  • Self-synchronization to Main Channel Output
  • Free-run Mode for Buck Regulation of DC Input
  • Leading Edge Pulse Width Modulation
  • Voltage-mode Control with Current Injection and Input Line Feed-forward
  • Operates from AC or DC Input up to 42V
  • Wide 4.5V to 30V Bias Supply Range
  • Wide 0.75V to 13.5V Output Range.
  • Top and Bottom Gate Drivers Sink 2.5A Peak
  • Adaptive Gate Driver Dead-time Control
  • Wide Bandwidth Error Amplifier (4MHz)
  • Programmable Soft-start
  • Thermal Shutdown Protection
  • TSSOP-16 or Thermally Enhanced WSON-16 Packages

All trademarks are the property of their respective owners.

  • Self-synchronization to Main Channel Output
  • Free-run Mode for Buck Regulation of DC Input
  • Leading Edge Pulse Width Modulation
  • Voltage-mode Control with Current Injection and Input Line Feed-forward
  • Operates from AC or DC Input up to 42V
  • Wide 4.5V to 30V Bias Supply Range
  • Wide 0.75V to 13.5V Output Range.
  • Top and Bottom Gate Drivers Sink 2.5A Peak
  • Adaptive Gate Driver Dead-time Control
  • Wide Bandwidth Error Amplifier (4MHz)
  • Programmable Soft-start
  • Thermal Shutdown Protection
  • TSSOP-16 or Thermally Enhanced WSON-16 Packages

All trademarks are the property of their respective owners.

The LM25115 controller contains all of the features necessary to implement multiple output power converters utilizing the Secondary Side Post Regulation (SSPR) technique. The SSPR technique develops a highly efficient and well regulated auxiliary output from the secondary side switching waveform of an isolated power converter. Regulation of the auxiliary output voltage is achieved by leading edge pulse width modulation (PWM) of the main channel duty cycle. Leading edge modulation is compatible with either current mode or voltage mode control of the main output. The LM25115 drives external high side and low side NMOS power switches configured as a synchronous buck regulator. A current sense amplifier provides overload protection and operates over a wide common mode input range. Additional features include a low dropout (LDO) bias regulator, error amplifier, precision reference, adaptive dead time control of the gate signals and thermal shutdown.

The LM25115 controller contains all of the features necessary to implement multiple output power converters utilizing the Secondary Side Post Regulation (SSPR) technique. The SSPR technique develops a highly efficient and well regulated auxiliary output from the secondary side switching waveform of an isolated power converter. Regulation of the auxiliary output voltage is achieved by leading edge pulse width modulation (PWM) of the main channel duty cycle. Leading edge modulation is compatible with either current mode or voltage mode control of the main output. The LM25115 drives external high side and low side NMOS power switches configured as a synchronous buck regulator. A current sense amplifier provides overload protection and operates over a wide common mode input range. Additional features include a low dropout (LDO) bias regulator, error amplifier, precision reference, adaptive dead time control of the gate signals and thermal shutdown.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 8
Type Title Date
* Data sheet LM25115 Secondary Side Post Regulator Controller datasheet (Rev. A) 01 Apr 2013
White paper Valuing wide VIN, low EMI synchronous buck circuits for cost-driven, demanding a (Rev. A) 10 Apr 2019
Selection guide Power Management Guide 2018 (Rev. R) 25 Jun 2018
Analog Design Journal Reduce buck-converter EMI and voltage stress by minimizing inductive parasitics 21 Jul 2016
EVM User's guide AN-1368 LM5115/5025A Evaluation Board (Rev. A) 26 Apr 2013
EVM User's guide AN-1367 LM5115 HV DC Evaluation Board (Rev. B) 24 Apr 2013
EVM User's guide AN-1542 LM5115A Evaluation Board (Rev. B) 24 Apr 2013
Application note Minimizing FET Losses For a High Input Rail Buck Converter (Rev. A) 23 Apr 2013

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

LM25115 Unencrypted PSpice Transient Model

SNVM861.ZIP (5 KB) - PSpice Model
Simulation model

LM25115 Unencrypted PSpice Transient Model Package (Rev. A)

SNVM511A.ZIP (56 KB) - PSpice Model
Package Pins Download
TSSOP (PW) 16 View options
WSON (NHQ) 16 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos