A newer version of this product is available

open-in-new Compare alternates
Same functionality with different pin-out to the compared device
DAC53202 ACTIVE 10-bit 2-channel voltage/current output smart DAC with Hi-Z, EEPROM and waveform generator 10-bit, 3mm × 3mm package with integrated reference

Product details

Resolution (Bits) 8 Number of DAC channels 2 Interface type SPI Output type Buffered Voltage Settling time (µs) 4.5 Features Cost Optimized, Low Power, Small Size Reference type Ext Architecture String Rating Catalog Output range (max) (mA/V) 5.5 Output range (min) (mA/V) 0 Sample/update rate (Msps) 2.5 Power consumption (typ) (mW) 0.6 Operating temperature range (°C) -40 to 105
Resolution (Bits) 8 Number of DAC channels 2 Interface type SPI Output type Buffered Voltage Settling time (µs) 4.5 Features Cost Optimized, Low Power, Small Size Reference type Ext Architecture String Rating Catalog Output range (max) (mA/V) 5.5 Output range (min) (mA/V) 0 Sample/update rate (Msps) 2.5 Power consumption (typ) (mW) 0.6 Operating temperature range (°C) -40 to 105
VSSOP (DGS) 10 14.7 mm² 3 x 4.9 WSON (DSC) 10 9 mm² 3 x 3
  • Ensured Monotonicity
  • Low Power Operation
  • Rail-to-Rail Voltage Output
  • Power-On Reset to 0 V
  • Simultaneous Output Updating
  • Wide Power Supply Range: 2.7 V to 5.5 V
  • Industry’s Smallest Package
  • Power-Down Modes
  • Key Specifications:
    • Resolution: 8 Bits
    • INL: ±0.5 LSB (Maximum)
    • DNL: 0.18 / –0.13 LSB (Maximum)
    • Settling Time: 4.5 µs (Maximum)
    • Zero Code Error: 15 mV (Maximum)
    • Full-Scale Error: –0.75% FS (Maximum)
    • Supply Power:
      • Normal: 0.6 mW (3 V) / 1.6 mW (5 V)
        (Typical)
      • Power Down: 0.3 µW (3 V) / 0.8 µW (5 V)
        (Typical)
  • Ensured Monotonicity
  • Low Power Operation
  • Rail-to-Rail Voltage Output
  • Power-On Reset to 0 V
  • Simultaneous Output Updating
  • Wide Power Supply Range: 2.7 V to 5.5 V
  • Industry’s Smallest Package
  • Power-Down Modes
  • Key Specifications:
    • Resolution: 8 Bits
    • INL: ±0.5 LSB (Maximum)
    • DNL: 0.18 / –0.13 LSB (Maximum)
    • Settling Time: 4.5 µs (Maximum)
    • Zero Code Error: 15 mV (Maximum)
    • Full-Scale Error: –0.75% FS (Maximum)
    • Supply Power:
      • Normal: 0.6 mW (3 V) / 1.6 mW (5 V)
        (Typical)
      • Power Down: 0.3 µW (3 V) / 0.8 µW (5 V)
        (Typical)

The DAC082S085 device is a full-featured, general-purpose, DUAL, 8-bit, voltage-output, digital-to-analog converter (DAC) that can operate from a single 2.7-V to 5.5-V supply and consumes 0.6 mW at 3 V and 1.6 mW at 5 V. The DAC082S085 is packaged in 10-pin SON and VSSOP packages. The 10-pin WSON package makes the DAC082S085 the smallest DUAL DAC in its class. The on-chip output amplifier allows rail-to-rail output swing, and the three-wire serial interface operates at clock rates up to 40 MHz over the entire supply voltage range. Competitive devices are limited to 25-MHz clock rates at supply voltages in the 2.7 V to 3.6 V range. The serial interface is compatible with standard SPI™, QSPI, MICROWIRE, and DSP interfaces.

The DAC082S085 device is a full-featured, general-purpose, DUAL, 8-bit, voltage-output, digital-to-analog converter (DAC) that can operate from a single 2.7-V to 5.5-V supply and consumes 0.6 mW at 3 V and 1.6 mW at 5 V. The DAC082S085 is packaged in 10-pin SON and VSSOP packages. The 10-pin WSON package makes the DAC082S085 the smallest DUAL DAC in its class. The on-chip output amplifier allows rail-to-rail output swing, and the three-wire serial interface operates at clock rates up to 40 MHz over the entire supply voltage range. Competitive devices are limited to 25-MHz clock rates at supply voltages in the 2.7 V to 3.6 V range. The serial interface is compatible with standard SPI™, QSPI, MICROWIRE, and DSP interfaces.

Download View video with transcript Video

Technical documentation

star =Top documentation for this product selected by TI
No results found. Please clear your search and try again.
View all 4
Type Title Date
* Data sheet DAC082S085 8-Bit Micro Power DUAL Digital-to-Analog Converter With Rail-to-Rail Output datasheet (Rev. G) PDF | HTML 30 Jun 2016
Application note AN-2001 Daisy Chaining Precision DACs (Rev. A) 01 May 2013
User guide 8,10,12-Bit Dual/Quad DAC with Rail-to-Rail Output User Guide 23 Feb 2012
White paper Optimizing Portable Applications with D/A Converters 01 Sep 2006

Design & development

For additional terms or required resources, click any title below to view the detail page where available.

Simulation model

DAC082S085 IBIS MODEL

SLAM248.ZIP (11 KB) - IBIS Model
Calculation tool

ANALOG-ENGINEER-CALC — Analog engineer's calculator

The analog engineer’s calculator is designed to speed up many of the repetitive calculations that analog circuit design engineers use on a regular basis. This PC-based tool provides a graphical interface with a list of various common calculations ranging from setting operational-amplifier (...)
Simulation tool

PSPICE-FOR-TI — PSpice® for TI design and simulation tool

PSpice® for TI is a design and simulation environment that helps evaluate functionality of analog circuits. This full-featured, design and simulation suite uses an analog analysis engine from Cadence®. Available at no cost, PSpice for TI includes one of the largest model libraries in the (...)
Simulation tool

TINA-TI — SPICE-based analog simulation program

TINA-TI provides all the conventional DC, transient and frequency domain analysis of SPICE and much more. TINA has extensive post-processing capability that allows you to format results the way you want them. Virtual instruments allow you to select input waveforms and probe circuit nodes voltages (...)
User guide: PDF
Reference designs

TIDA-01081 — LED-Lighting Control Reference Design for Machine Vision

This LED lighting control reference design demonstrates a unique approach to drive and control a string of multiple high-power light-emitting diodes (LEDs). This reference design is targeted for industrial machine vision systems and is also suitable for other industrial or automotive lighting (...)
Design guide: PDF
Schematic: PDF
Reference designs

TIDEP0017 — PRU Real-Time I/O Evaluation Reference Design

This reference design is a BeagleBone Black add-on board that allows users get to know TI’s powerful Programmable Real-Time Unit (PRU) core and basic functionality.  The PRU is a low-latency microcontroller subsystem integrated in the Sitara AM335x and AM437x family of devices.  The (...)
Design guide: PDF
Schematic: PDF
Package Pins Download
VSSOP (DGS) 10 View options
WSON (DSC) 10 View options

Ordering & quality

Information included:
  • RoHS
  • REACH
  • Device marking
  • Lead finish/Ball material
  • MSL rating/Peak reflow
  • MTBF/FIT estimates
  • Material content
  • Qualification summary
  • Ongoing reliability monitoring
Information included:
  • Fab location
  • Assembly location

Recommended products may have parameters, evaluation modules or reference designs related to this TI product.

Support & training

TI E2E™ forums with technical support from TI engineers

Content is provided "as is" by TI and community contributors and does not constitute TI specifications. See terms of use.

If you have questions about quality, packaging or ordering TI products, see TI support. ​​​​​​​​​​​​​​

Videos